- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245698 > WED3DL3216V8BC (MICROSEMI CORP-PMG MICROELECTRONICS) 16M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | WED3DL3216V8BC |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 16M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA119 |
| 封裝： | 17 X 23 MM, MO-163, BGA-119 |
| 文件頁數(shù)： | 4/27頁 |
| 文件大?。?/td> | 989K |
| 代理商： | WED3DL3216V8BC |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
12
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WED3DL3216V
November, 2005
Rev. 1
White Electronic Designs Corp. reserves the right to change products or specications without notice.
SINGLE BIT READ-WRITE CYCLE (SAME PAGE) @CAS LATENCY=3, BURST LENGTH=1
3.
Enable and disable auto precharge function are controlled by A10/AP in
read/write command.
4.
A10/AP and BA0~BA1 control bank precharge when precharge command is
asserted.
BA0
BA1
Active & Read/Write
0
Bank A
0
1
Bank B
1
0
Bank C
1
Bank D
NOTES:
1.
All input except CKE & DQM can be don’t care when CE is high at the CK high
going edge.
2.
Bank active & read/write are controlled by BA0~BA1.
A10/AP
BA0
BA1
Precharge
0
Bank A
0
1
Bank B
0
1
0
Bank C
0
1
Bank D
1
x
All Banks
A10/AP
BA0
BA1
Operation
0
Disable auto precharge, leave bank A active at end of burst.
0
1
Disable auto precharge, leave bank B active at end of burst.
1
0
Disable auto precharge, leave bank C active at end of burst.
1
Disable auto precharge, leave bank D active at end of burst.
1
0
Enable auto precharge, precharge bank A at end of burst.
0
1
Enable auto precharge, precharge bank B at end of burst.
1
0
Enable auto precharge, precharge bank C at end of burst.
1
Enable auto precharge, precharge bank D at end of burst.
CLOCK
CKE
CE#
RAS#
CAS#
ADDR
BA
A10/AP
DQ
WE#
DQM
Row Active
Read
Write
Read
Row Active
Precharge
DONT’ CARE
Qc
tRAC
tSAC
tSLZ
tSS
tSH
Db
tOH
Qa
tSS
tSH
tSS
tSH
Ca
Cb
BS
Note 2,3
Note 3
BS
tSS
tSH
tCC
tCH
tCL
tRCD
tSS
tSH
tSS
tSH
tRCD
tSS
tSH
tRAS
HIGH
tRP
01
2
3
4
56
78
9
10
11
12
13
14
15
16
17
18
19
tSS
tSH
Ra
Ca
BS
Note 2
Ra
tCCD
Cc
Rb
BS
Note 2,3
Note 4
Note 2
Rb
Note 3
Note 4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDPF2M64B-120BC3 | 2M X 64 FLASH 3.3V PROM MODULE, 120 ns, PBGA119 |
| WS57C45-35T | 2K X 8 UVPROM, 15 ns, CDIP24 |
| W25Q64BVZEIP | 8M X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| W3DG634V7D2 | 4M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| WPF512K8C70TFI5 | 512K X 8 FLASH 5V PROM, 70 ns, PDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WED3DL3216V8BI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx32 SDRAM |
| WED3DL3216V-BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM MCP |
| WED3DL324V10BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM |
| WED3DL324V8BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM |
| WED3DL324V-BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM MCP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。