- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245698 > WED3DL3216V8BC (MICROSEMI CORP-PMG MICROELECTRONICS) 16M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | WED3DL3216V8BC |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 16M X 32 SYNCHRONOUS DRAM, 6 ns, PBGA119 |
| 封裝： | 17 X 23 MM, MO-163, BGA-119 |
| 文件頁數(shù)： | 24/27頁 |
| 文件大?。?/td> | 989K |
| 代理商： | WED3DL3216V8BC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁
6
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WED3DL3216V
November, 2005
Rev. 1
White Electronic Designs Corp. reserves the right to change products or specications without notice.
COMMAND TRUTH TABLE
NOTES:
1.
All of the SDRAM operations are dened by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.
2.
Bank Select (BA), if BA = 0 then bank A is selected, if BA = 1 then bank B is selected.
3.
During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
4.
During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and
Write operations. One clock delay is required for mode entry and exit.
5.
The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the
data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles.
When it activates, the Write operation at the clock is prohibited (zero clock latency).
All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations,
therefore the device can’t remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode
entry and exit.
Function
CKE
CE#
RAS# CAS# WE# DQM
BA
A0-A10 A12, A11,
Notes
Previous
Cycle
Current
Cycle
Register Mode Register Set
H
X
L
X
OP CODE
Refresh Auto Refresh (CBR)
H
L
H
X
Entry Self Refresh
H
L
H
X
Precharge Single Bank Precharge
H
X
L
H
L
X
BA
L
X
2
Precharge all Banks
H
X
L
H
L
X
H
X
Bank Activate
H
X
L
H
X
BA
Row Address
2
Write
H
X
L
H
L
X
BA
L
Column
2
Write with Auto Precharge
H
X
L
H
L
X
BA
H
Column
2
Read
H
X
L
H
L
X
BA
L
Column
2
Read with Auto Precharge
H
X
L
H
L
H
X
BA
H
Column
2
Burst Termination
H
X
L
H
L
X
3
No Operation
H
X
L
H
X
Device Deselect
H
X
H
X
Clock Suspend/Standby Mode
L
X
4
Data Write/Output Disable
H
X
L
X
5
Data Mask/Output Disable
H
X
H
X
5
Power Down Mode
Entry
X
L
H
X
6
Exit
X
H
X
6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDPF2M64B-120BC3 | 2M X 64 FLASH 3.3V PROM MODULE, 120 ns, PBGA119 |
| WS57C45-35T | 2K X 8 UVPROM, 15 ns, CDIP24 |
| W25Q64BVZEIP | 8M X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| W3DG634V7D2 | 4M X 64 SYNCHRONOUS DRAM MODULE, DMA168 |
| WPF512K8C70TFI5 | 512K X 8 FLASH 5V PROM, 70 ns, PDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WED3DL3216V8BI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16Mx32 SDRAM |
| WED3DL3216V-BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM MCP |
| WED3DL324V10BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM |
| WED3DL324V8BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SDRAM |
| WED3DL324V-BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM MCP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。