參數(shù)資料
型號(hào): W25Q80VZPIG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 1M X 8 SPI BUS SERIAL EEPROM, DSO8
封裝: 6 X 5 MM, GREEN, WSON-8
文件頁(yè)數(shù): 4/61頁(yè)
文件大?。?/td> 1794K
代理商: W25Q80VZPIG
W25Q80, W25Q16, W25Q32
- 12 -
10.
CONTROL AND STATUS REGISTERS
The Read Status Register-1 and Status Register-2 instructions can be used to provide status on the
availability of the Flash memory array, if the device is write enabled or disabled, the state of write
protection and the Quad SPI setting. The Write Status Register instruction can be used to configure the
devices write protection features and Quad SPI setting. Write access to the Status Register is controlled by
the state of the non-volatile Status Register Protect bits (SRP0, SRP1), the Write Enable instruction, and
in some cases the /WP pin.
10.1 STATUS REGISTER
10.1.1 BUSY
BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a
Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction. During this
time the device will ignore further instructions except for the Read Status Register and Erase Suspend
instruction (see tW, tPP, tSE, tBE, and tCE in AC Characteristics). When the program, erase or write status
register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is
ready for further instructions.
10.1.2 Write Enable Latch (WEL)
Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to a 1 after executing a
Write Enable Instruction. The WEL status bit is cleared to a 0 when the device is write disabled. A write
disable state occurs upon power-up or after any of the following instructions: Write Disable, Page
Program, Sector Erase, Block Erase, Chip Erase and Write Status Register.
10.1.3 Block Protect Bits (BP2, BP1, BP0)
The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3,
and S2) that provide Write Protection control and status. Block Protect bits can be set using the Write
Status Register Instruction (see tW in AC characteristics). All, none or a portion of the memory array can
be protected from Program and Erase instructions (see Status Register Memory Protection table). The
factory default setting for the Block Protection Bits is 0, none of the array protected.
10.1.4 Top/Bottom Block Protect (TB)
The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the
Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table.
The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction
depending on the state of the SRP0, SRP1 and WEL bits.
10.1.5 Sector/Block Protect (SEC)
The non-volatile Sector protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect 4KB
Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as
shown in the Status Register Memory Protection table. The default setting is SEC=0.
相關(guān)PDF資料
PDF描述
W25X16AVDAIZ 2M X 8 FLASH 2.7V PROM, PDIP8
W25X40AVSSIG 512K X 8 FLASH 2.7V PROM, PDSO8
W25X80AVDAIZ 1M X 8 FLASH 2.7V PROM, PDIP8
W25X80ALSSIG 1M X 8 FLASH 2.7V PROM, PDSO8
W25X40ALDAIZ 512K X 8 FLASH 2.7V PROM, PDIP8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25S243A 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243A-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AD-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AF-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25X10 制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power.