參數(shù)資料
型號: W25Q80VZPIG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 1M X 8 SPI BUS SERIAL EEPROM, DSO8
封裝: 6 X 5 MM, GREEN, WSON-8
文件頁數(shù): 16/61頁
文件大?。?/td> 1794K
代理商: W25Q80VZPIG
W25Q80, W25Q16, W25Q32
Publication Release Date: September 26, 2007
- 23 -
Preliminary - Revision B
10.2.7 Write Status Register (01h)
The Write Status Register instruction allows the Status Register to be written. A Write Enable instruction
must previously have been executed for the device to accept the Write Status Register Instruction
(Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS
low, sending the instruction code “01h”, and then writing the status register data byte as illustrated in
figure 7. The Status Register bits are shown in figure 3 and described earlier in this datasheet.
Only non-volatile Status Register bits SRP0, SEC, TB, BP2, BP1, BP0 (bits 7, 5, 4, 3, 2 of Status
Register-1) and QE, SRP1(bits 9 and 8 of Status Register-2) can be written to. All other Status Register
bit locations are read-only and will not be affected by the Write Status Register instruction.
The /CS pin must be driven high after the eighth or sixteenth bit of data that is clocked in. If this is not
done the Write Status Register instruction will not be executed. If /CS is driven high after the eighth
clock (compatible with the 25X series) the QE and SRP1 bits will be cleared to 0. After /CS is driven
high, the self-timed Write Status Register cycle will commence for a time duration of tW (See AC
Characteristics). While the Write Status Register cycle is in progress, the Read Status Register
instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the
Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions
again. After the Write Register cycle has finished the Write Enable Latch (WEL) bit in the Status
Register will be cleared to 0.
The Write Status Register instruction allows the Block Protect bits (SEC, TB, BP2, BP1 and BP0) to be
set for protecting all, a portion, or none of the memory from erase and program instructions. Protected
areas become read-only (see Status Register Memory Protection table and description). The Write
Status Register instruction also allows the Status Register Protect bits (SRP0, SRP1) to be set. Those
bits are used in conjunction with the Write Protect (/WP) pin, Lock out or OTP features to disable writes
to the status register. Please refer to 10.1.16 for detailed descriptions regarding Status Register
protection methods. Factory default for all status Register bits are 0.
Figure 7. Write Status Register Instruction Sequence Diagram
相關(guān)PDF資料
PDF描述
W25X16AVDAIZ 2M X 8 FLASH 2.7V PROM, PDIP8
W25X40AVSSIG 512K X 8 FLASH 2.7V PROM, PDSO8
W25X80AVDAIZ 1M X 8 FLASH 2.7V PROM, PDIP8
W25X80ALSSIG 1M X 8 FLASH 2.7V PROM, PDSO8
W25X40ALDAIZ 512K X 8 FLASH 2.7V PROM, PDIP8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25S243A 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243A-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AD-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AF-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25X10 制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power.