- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄203625 > W25Q80VZPIG (WINBOND ELECTRONICS CORP) 1M X 8 SPI BUS SERIAL EEPROM, DSO8 PDF資料下載
參數(shù)資料
| 型號： | W25Q80VZPIG |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 1M X 8 SPI BUS SERIAL EEPROM, DSO8 |
| 封裝： | 6 X 5 MM, GREEN, WSON-8 |
| 文件頁數(shù)： | 21/61頁 |
| 文件大?。?/td> | 1794K |
| 代理商： | W25Q80VZPIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
W25Q80, W25Q16, W25Q32
- 28 -
10.2.12 Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to
input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications. To ensure optimum performance the
High Performance Mode (HPM) instruction (A3h) must be executed once, prior to the Fast Read Dual
I/O Instruction.
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the Mode
bits (M7-0) after the input Address bits (A23-0), as shown in figure 12a. The upper nibble of the Mode
(M7-4) controls the length of the next Fast Read Dual I/O instruction through the inclusion or exclusion
of the first byte instruction code. The lower nibble bits of the Mode (M3-0) are don’t care (“x”). However,
the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the Mode bits (M7-0) equals “Ax” hex, then the next Fast Read Dual I/O instruction (after /CS is raised
and then lowered) does not require the BBh instruction code, as shown in figure 12b.. This reduces the
instruction sequence by eight clocks and allows the address to be immediately entered after /CS is
asserted low. If the Mode bits (M7-0) are any value other than “Ax” hex, the next instruction (after /CS is
raised and then lowered) requires the first byte instruction code, thus returning to normal operation. A
Mode Bit Reset instruction can be used to reset Mode Bits (M7-0) before issuing normal instructions
(See 10.2.28 for detailed descriptions).
Figure 12a. Fast Read Dual Input/Output Instruction Sequence Diagram (M7-0 = 0xh or NOT Axh)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W25X16AVDAIZ | 2M X 8 FLASH 2.7V PROM, PDIP8 |
| W25X40AVSSIG | 512K X 8 FLASH 2.7V PROM, PDSO8 |
| W25X80AVDAIZ | 1M X 8 FLASH 2.7V PROM, PDIP8 |
| W25X80ALSSIG | 1M X 8 FLASH 2.7V PROM, PDSO8 |
| W25X40ALDAIZ | 512K X 8 FLASH 2.7V PROM, PDIP8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W25S243A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM |
| W25S243A-12 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM |
| W25S243AD-12 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM |
| W25S243AF-12 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM |
| W25X10 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power. |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。