參數(shù)資料
型號: W25Q80VZPIG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 1M X 8 SPI BUS SERIAL EEPROM, DSO8
封裝: 6 X 5 MM, GREEN, WSON-8
文件頁數(shù): 3/61頁
文件大小: 1794K
代理商: W25Q80VZPIG
W25Q80, W25Q16, W25Q32
Publication Release Date: September 26, 2007
- 11 -
Preliminary - Revision B
/HOLD condition will terminate after the next falling edge of CLK. During a /HOLD condition, the Serial
Data Output (DO) is high impedance, and Serial Data Input (DI) and Serial Clock (CLK) are ignored.
The Chip Select (/CS) signal should be kept active (low) for the full duration of the /HOLD operation to
avoid resetting the internal logic state of the device.
9.2 WRITE PROTECTION
Applications that use non-volatile memory must take into consideration the possibility of noise and other
adverse system conditions that may compromise data integrity. To address this concern the
W25Q80/16/32 provides several means to protect data from inadvertent writes.
9.2.1
Write Protect Features
Device resets when VCC is below threshold
Time delay write disable after Power-up
Write enable/disable instructions and automatic write disable after program and erase
Software and Hardware (/WP pin) write protection using Status Register
Write Protection using Power-down instruction
Lock Down write protection until next power-up
(1)
One Time Program (OTP) write protection
(1)
Note 1: These features are available upon special order. Please contact Winbond for details.
Upon power-up or at power-down the W25Q80/16/32 will maintain a reset condition while VCC is below
the threshold value of VWI, (See Power-up Timing and Voltage Levels and Figure 29). While reset, all
operations are disabled and no instructions are recognized. During power-up and after the VCC voltage
exceeds VWI, all program and erase related instructions are further disabled for a time delay of tPUW.
This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write
Status Register instructions. Note that the chip select pin (/CS) must track the VCC supply level at
power-up until the VCC-min level and tVSL time delay is reached. If needed a pull-up resister on /CS can
be used to accomplish this.
After power-up the device is automatically placed in a write-disabled state with the Status Register Write
Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page Program,
Sector Erase, Chip Erase or Write Status Register instruction will be accepted. After completing a
program, erase or write instruction the Write Enable Latch (WEL) is automatically cleared to a write-
disabled state of 0.
Software controlled write protection is facilitated using the Write Status Register instruction and setting
the Status Register Protect (SRP0, SRP1) and Block Protect (SEC,TB, BP2, BP1 and BP0) bits. These
settings allow a portion or all of the memory to be configured as read only. Used in conjunction with the
Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware
control. See Status Register for further information. Additionally, the Power-down instruction offers an
extra level of write protection as all instructions are ignored except for the Release Power-down
instruction.
相關PDF資料
PDF描述
W25X16AVDAIZ 2M X 8 FLASH 2.7V PROM, PDIP8
W25X40AVSSIG 512K X 8 FLASH 2.7V PROM, PDSO8
W25X80AVDAIZ 1M X 8 FLASH 2.7V PROM, PDIP8
W25X80ALSSIG 1M X 8 FLASH 2.7V PROM, PDSO8
W25X40ALDAIZ 512K X 8 FLASH 2.7V PROM, PDIP8
相關代理商/技術參數(shù)
參數(shù)描述
W25S243A 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243A-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AD-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AF-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25X10 制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power.