參數(shù)資料
型號(hào)： V85C2256164SAS8
廠商： MOSEL-VITELIC
元件分類： DRAM
英文描述： 16M X 16 DDR DRAM, 0.8 ns, PBGA60
封裝： 0.80 X 1 MM PITCH, SOC, BGA-60
文件頁(yè)數(shù)： 60/61頁(yè)
文件大?。?/td> 814K
代理商： V85C2256164SAS8
8
V58C2256(804/404/164)S Rev. 1.4 October 2002
MOSEL VITELIC
V58C2256(804/404/164)S
Mode Register Set (MRS)
The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs
CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to
make DDR SDRAM useful for a variety of different applications. The default value of the mode register is not
defined, therefore the mode register must be written after EMRS setting for proper DDR SDRAM operation.
The mode register is written by asserting low on CS, RAS, CAS, WE and BA0 (The DDR SDRAM should be
in all bank precharge with CKE already high prior to writing into the mode register). The state of address pins
A0 ~ A12 in the same cycle as CS, RAS, CAS, WE and BA0 low is written in the mode register. Two clock
cycles are required to meet tMRD spec. The mode register contents can be changed using the same com-
mand and clock cycle requirements during operation as long as all banks are in the idle state. The mode reg-
ister is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode
uses A3, CAS latency (read latency from column address) uses A4 ~ A6. A7 is a Mosel Vitelic specific test
mode during production test. A8 is used for DLL reset. A7 must be set to low for normal MRS operation. Refer
to the table for specific codes for various burst length, addressing modes and CAS latencies.
1.
MRS can be issued only at all banks precharge state.
2.
Minimum tRP is required to issue MRS command.
Address Bus
CAS Latency
A6
A5
A4
Latency
0
Reserve
0
1
Reserve
01
0
2
01
1
3
1
0
Reserve
10
1
0
2.5
1
Reserve
Burst Length
A2
A1
A0
Latency
Sequential
Interleave
0
Reserve
00
1
2
01
0
4
01
1
8
1
0
Reserve
1
0
1
Reserve
1
0
Reserve
1
Reserve
A
7
mode
0
Normal
1
Test
A3
Burst Type
0
Sequential
1
Interleave
* RFU(Reserved for future use)
should stay "0" during MRS
cycle.
A8
DLL Reset
0No
1
Yes
Mode Register Set
0
RFU : Must be set "0"
Extended Mode Register
Mode Register
DLL
I/O
QFC
A0
DLL Enable
0
Enable
1
Disable
A2
QFC Control
0
Disable
1
Enable
A1
I/O Strength
0
Full
1
Half
BA0
An ~ A0
0
(Existing)MRS Cycle
1
Extended Funtions(EMRS)
Command
2
01
5
34
8
67
CK, CK
tCK
tMRD
Precharge
All Banks
Mode
Register Set
tRP*2
*1
Any
Command
BA1
BA 0
A3
A2
A1
A0
0TM
CAS Latency
BT
Burst Length
RFU
DLL
MRS
A12
to
相關(guān)PDF資料
PDF描述
V85FACCBAFREQ VCXO, CLOCK, 1.5 MHz - 200 MHz, HCMOS OUTPUT
V85GBAAA155.520MHZ VCXO, CLOCK, 155.52 MHz, PECL OUTPUT
V85GAABA001.500MHZ VCXO, CLOCK, 1.5 MHz, PECL OUTPUT
V85GABAA155.520MHZ VCXO, CLOCK, 155.52 MHz, PECL OUTPUT
V85GABAB155.520MHZ VCXO, CLOCK, 155.52 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V85ES00C-GZCY8-1Z1-XPN1 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk
V85MLA1210 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:Multilayer Transient Voltage Surge Suppressors
V85MLA1210A 功能描述:壓敏電阻 85V 250A 260pF RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel
V85MLA1210H 功能描述:壓敏電阻 85V 250A 260pF RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel
V85MLA1210H 制造商:Littelfuse 功能描述:Metal Oxide Varistor (MOV)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*