- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202175 > V85C2256164SAS8 (MOSEL-VITELIC) 16M X 16 DDR DRAM, 0.8 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號(hào)： | V85C2256164SAS8 |
| 廠商： | MOSEL-VITELIC |
| 元件分類： | DRAM |
| 英文描述： | 16M X 16 DDR DRAM, 0.8 ns, PBGA60 |
| 封裝： | 0.80 X 1 MM PITCH, SOC, BGA-60 |
| 文件頁數(shù)： | 4/61頁 |
| 文件大小： | 814K |
| 代理商： | V85C2256164SAS8 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
12
V58C2256(804/404/164)S Rev. 1.4 October 2002
MOSEL VITELIC
V58C2256(804/404/164)S
Output Data and Data Strobe Valid Window for DDR Read Cycles
Read Preamble and Postamble Operation
Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe
signal (DQS), must transition from Hi-Z to a valid logic low. The is referred to as the data strobe “read pream-
ble” (tRPRE). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of
valid data.
Once the burst of read data is concluded and given that no subsequent burst read operations are initiated,
the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data
strobe “read postamble” (tRPST). This transition happens nominally one-half clock period after the last edge of
valid data.
Consecutive or “gapless” burst read operations are possible from the same DDR SDRAM device with no
requirement for a data strobe “read” preamble or postamble in between the groups of burst data. The data
strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the
data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.
D0
D1
(CAS Latency = 2; Burst Length = 2)
T0
T1
T2
T3
T4
READ
NOP
Command
DQS
DQ
tDV(min)
CK, CK
tDQSV(min)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V85FACCBAFREQ | VCXO, CLOCK, 1.5 MHz - 200 MHz, HCMOS OUTPUT |
| V85GBAAA155.520MHZ | VCXO, CLOCK, 155.52 MHz, PECL OUTPUT |
| V85GAABA001.500MHZ | VCXO, CLOCK, 1.5 MHz, PECL OUTPUT |
| V85GABAA155.520MHZ | VCXO, CLOCK, 155.52 MHz, PECL OUTPUT |
| V85GABAB155.520MHZ | VCXO, CLOCK, 155.52 MHz, LVDS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V85ES00C-GZCY8-1Z1-XPN1 | 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk |
| V85MLA1210 | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:Multilayer Transient Voltage Surge Suppressors |
| V85MLA1210A | 功能描述:壓敏電阻 85V 250A 260pF RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel |
| V85MLA1210H | 功能描述:壓敏電阻 85V 250A 260pF RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel |
| V85MLA1210H | 制造商:Littelfuse 功能描述:Metal Oxide Varistor (MOV) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。