- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄202175 > V85C2256164SAS8 (MOSEL-VITELIC) 16M X 16 DDR DRAM, 0.8 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | V85C2256164SAS8 |
| 廠商： | MOSEL-VITELIC |
| 元件分類： | DRAM |
| 英文描述： | 16M X 16 DDR DRAM, 0.8 ns, PBGA60 |
| 封裝： | 0.80 X 1 MM PITCH, SOC, BGA-60 |
| 文件頁數(shù)： | 10/61頁 |
| 文件大?。?/td> | 814K |
| 代理商： | V85C2256164SAS8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
18
V58C2256(804/404/164)S Rev. 1.4 October 2002
MOSEL VITELIC
V58C2256(804/404/164)S
Read Interrupted by a Precharge
A Burst Read operation can be interrupted by a precharge of the same bank. The Precharge command to
Output Disable latency is equivalent to the CAS latency.
Read Interrupted by a Precharge Timing
Burst Write Operation
The Burst Write command is issued by having CS, CAS, and WE low while holding RAS high at the rising
edge of the clock. The address inputs determine the starting column address. The memory controller is re-
quired to provide an input data strobe (DQS) to the DDR SDRAM to strobe or latch the input data (DQ) and
data mask (DM) into the device. During Write cycles, the data strobe applied to the DDR SDRAM is required
to be nominally centered within the data (DQ) and data mask (DM) valid windows. The data strobe must be
driven high nominally one clock after the write command has been registered. Timing parameters tDQSS(min)
and tDQSS(max) define the allowable window when the data strobe must be driven high.
Input data for the first Burst Write cycle must be applied one clock cycle after the Write command is
registered into the device (WL=1). The input data valid window is nominally centered around the midpoint of
the data strobe signal. The data window is defined by DQ to DQS setup time (tQDQSS) and DQ to DQS hold
time (tQDQSH). All data inputs must be supplied on each rising and falling edge of the data strobe until the burst
length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.
Write Preamble and Postamble Operation
Prior to a burst of write data and given that the controller is not currently in burst write mode, the data strobe
signal (DQS), must transition from Hi-Z to a valid logic low. This is referred to as the data strobe “write preamble”.
This transition from Hi-Z to logic low nominally happens on the falling edge of the clock after the write com-
mand has been registered by the device. The preamble is explicitly defined by a setup time (tWPRES(min)) and
hold time (tWPREH(min)) referenced to the first falling edge of CK after the write command.
T0
T1
T2
T3
T4
T5
T6
T7
T8
D0
D1
D2
D3
NOP
Read
NOP
PreA
NOP
BA
NOP
CK, CK
Command
DQS
DQ
tRAS(min)
tRP(min)
BA
NOP
T9
D0
D1
D2
D3
DQS
DQ
CAS Latency=2
CAS Latency=2.5
(CAS Latency = 2, 2.5, 3; Burst Length = 8)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V85FACCBAFREQ | VCXO, CLOCK, 1.5 MHz - 200 MHz, HCMOS OUTPUT |
| V85GBAAA155.520MHZ | VCXO, CLOCK, 155.52 MHz, PECL OUTPUT |
| V85GAABA001.500MHZ | VCXO, CLOCK, 1.5 MHz, PECL OUTPUT |
| V85GABAA155.520MHZ | VCXO, CLOCK, 155.52 MHz, PECL OUTPUT |
| V85GABAB155.520MHZ | VCXO, CLOCK, 155.52 MHz, LVDS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V85ES00C-GZCY8-1Z1-XPN1 | 制造商:Carling Technologies 功能描述:V-SERIES ROCKER SWITCH - Bulk |
| V85MLA1210 | 制造商:LITTELFUSE 制造商全稱:Littelfuse 功能描述:Multilayer Transient Voltage Surge Suppressors |
| V85MLA1210A | 功能描述:壓敏電阻 85V 250A 260pF RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel |
| V85MLA1210H | 功能描述:壓敏電阻 85V 250A 260pF RoHS:否 制造商:EPCOS 產(chǎn)品:MLV 電壓額定值 DC:22 V 電壓額定值 AC:17 V 鉗位電壓:50 V 直徑: 峰值浪涌電流:30 A 浪涌能量額定值:75 mJ 電容:74.2 pF 工作溫度范圍:- 55 C to + 125 C 安裝:SMD/SMT 封裝:Reel |
| V85MLA1210H | 制造商:Littelfuse 功能描述:Metal Oxide Varistor (MOV) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。