
User’s Manual U14579EJ2V0UM
14
12.3
Transmission Procedure........................................................................................................186
CHAPTER 13 CARDU1, CARDU2 (PC CARD UNITS)......................................................................187
13.1
General.....................................................................................................................................187
13.2
Configuration Register Set ....................................................................................................188
13.2.1
VID (offset address: 0x00 to 0x01) .........................................................................................190
13.2.2
DID (offset address: 0x02 to 0x03).........................................................................................190
13.2.3
PCICMD (offset address: 0x04 to 0x05).................................................................................191
13.2.4
PCISTS (offset address: 0x06 to 0x07) ..................................................................................193
13.2.5
RID (offset address: 0x08) .....................................................................................................194
13.2.6
CLASSC (offset address: 0x09 to 0x0B) ................................................................................194
13.2.7
CACHELS (offset address: 0x0C) ..........................................................................................194
13.2.8
MLT (offset address: 0x0D) ....................................................................................................195
13.2.9
HEDT (offset address: 0x0E)..................................................................................................195
13.2.10
BIST (offset address: 0x0F) ...................................................................................................195
13.2.11
CSRBADR (offset address: 0x10 to 0x13) .............................................................................196
13.2.12
CAP (offset address: 0x14) ....................................................................................................196
13.2.13
SECSTS (offset address: 0x16 to 0x17).................................................................................197
13.2.14
PCIBNUM (offset address: 0x18) ...........................................................................................198
13.2.15
CARDNUM (offset address: 0x19) .........................................................................................198
13.2.16
SUBBNUM (offset address: 0x1A) .........................................................................................198
13.2.17
CLT (offset address: 0x1B) ....................................................................................................199
13.2.18
MEMB0 (offset address: 0x1C to 0x1F) .................................................................................200
13.2.19
MEML0 (offset address: 0x20 to 0x23)...................................................................................201
13.2.20
MEMB1 (offset address: 0x24 to 0x27) ..................................................................................202
13.2.21
MEML1 (offset address: 0x28 to 0x2B) ..................................................................................203
13.2.22
IOB0 (offset address: 0x2C to 0x2F) ......................................................................................204
13.2.23
IOL0 (offset address: 0x30 to 0x33) .......................................................................................205
13.2.24
IOB1 (offset address: 0x34 to 0x37).......................................................................................206
13.2.25
IOL1 (offset address: 0x38 to 0x3B).......................................................................................207
13.2.26
INTL (offset address: 0x3C) ...................................................................................................207
13.2.27
INTP (offset address: 0x3D) ...................................................................................................208
13.2.28
BRGCNT (offset address: 0x3E to 0x3F) ...............................................................................208
13.2.29
SUBVID (offset address: 0x40 to 0x41)..................................................................................210
13.2.30
SUBID (offset address: 0x42 to 0x43) ....................................................................................210
13.2.31
PC16BADR (offset address: 0x44 to 0x47) ............................................................................211
13.2.32
SYSCNT (offset address: 0x80 to 0x83) ................................................................................212
13.2.33
DEVCNT (offset address: 0x91) .............................................................................................213
13.2.34
SKDMA0 (offset address: 0x94 to 0x97) ................................................................................214
13.2.35
SKDMA1 (offset address: 0x98 to 0x9B)................................................................................215
13.2.36
CHIPCNT (offset address: 0x9C) ...........................................................................................216
13.2.37
SERRDIS (offset address: 0x9F)............................................................................................216
13.2.38
CAPID (offset address: 0xA0) ................................................................................................217
13.2.39
NIP (offset address: 0xA1) .....................................................................................................217