
CHAPTER 13 CARDU1, CARDU2 (PC CARD UNITS)
User’s Manual U14579EJ2V0UM
268
13.5 PC Card Unit Operation
This section provides supplementary information about PC card unit operation.
13.5.1 16-bit PC card support
Each CARDU unit has five memory windows and two I/O windows for 16-bit PC cards.
(1) Memory window
Memory mapping can map from the 4 GB address space of a PCI system to the 64 MB address space within a
card. The size of each memory window is 4 KB to 16 MB.
Table 13-5 shows the registers related to memory windows.
Table 13-5. Registers Related to Memory Windows
Register Name
Bit Name
Function
ADR_WIN_EN
MEM_WINm_EN
Enables each memory window
MEM_WINm_SAL
MEM_WINm_SAL(7:0)
MEM_WINm_SAH
MEM_WINm_SAH(3:0)
Start address (A(23:12)) of each window
MEM_WINm_EAL
MEM_WINm_EAL(7:0)
MEM_WINm_EAH
MEM_WINm_EAH(3:0)
End address (A(23:12)) of each window
MEM_WINm_SAU
MEM_WINm_SAU(7:0)
Higher address (A(31:24)) of each window
Determines the 16 MB block of the PCI 4 GB space into which the
card’s memory area is to be placed.
MEM_WINm_OAL
MEM_WINm_OAL(7:0)
MEM_WINm_OAH(5:0)
Offset address (A(25:12)) of each window
This value is added to the PCI address to obtain the memory
address on the card.
MEM_WINm_REGSET
Common or attribute memory can be selected for each window.
MEM_WINm_OAH
MEM_WINm_WP
Writing can be disabled/enabled for each window.
MEM_WINm_SAH
MEM_WINm_DSIZE
The data size of each window can be set to 8 or 16 bits.
MEM_TIM_SEL1
MEM_WINn_TIMSEL(2:0)
MEM_TIM_SEL2
MEM_WIN4_TIMSEL(2:0)
The access timing can be selected from two timings
Note for each
window.
MEM_WIN_PWEN
POSTWEN
The card’s memory area post write cycle can be enabled (common
for all windows).
Note These are set by using three memory timing registers. The component registers are shown below.
Timing 0: MEM0_SETUP_TIM register, MEM0_CMD_TIM register, and MEM0_HOLD_TIM register
Timing 1: MEM1_SETUP_TIM register, MEM1_CMD_TIM register, and MEM1_HOLD_TIM register
Remark
m = 0 to 4, n = 0 to 3