
User’s Manual U14579EJ2V0UM
6
Major Revisions in This Edition (1/2)
Page
Description
Throughout
Deletion of descriptions related to 32-bit PC card (CardBus card)
p.25
Modification of description in 1.1 Features
p.27
Modification of description in 1.3 (14) CARDU1, CARDU2 (PC Card Units)
p.50
Modification of pin I/O direction in Table 2-1 PCI Bus Interface Signals
p.51
Modification of pin I/O direction in Table 2-4 PC Card Interface Signals
p.56
Modification of Table 2-13 Test Interface Signals and Table 2-14 Test Modes
pp.58 to 61
Modification of Table 2-18 Pin Status and Recommended Connection Examples
p.86
Modification of description in 6.1 General
p.89
Addition of Note to 6.2.2 CMUSRST (base address + 0x042)
p.90
Modification of register name in text of 7.1 General
p.91
Modification of Figure 7-1 Interrupt Control Outline Diagram
p.96
Modification of description in 7.2.2 PIUINTREG (base address + 0x062)
p.102
Modification of description in 7.2.8 MPIUINTREG (base address + 0x06E)
p.111
Modification of description in 8.2.3 GIUPIODL (base address + 0x084)
p.112
Modification of description in 8.2.4 GIUPIODH (base address + 0x086)
p.127
Modification of description in 9.1.1 Block diagrams
p.129
Modification of Figure 9-4 Scan Sequencer State Transition Diagram
p.129
Modification of description in 9.2 (3) ADPortScan state
p.130
Modification of bit name in 9.2 (5) WaitPenTouch state
p.134
Addition of Note to Table 9-2 PIUCNTREG Register Bit Manipulation and States
p.135
Modification of description in 9.3.2 PIUINTREG (base address + 0x0A4)
p.145
Modification of bit name in 9.4 (2) Transfer flow for auto scan coordinate detection
p.147
Modification of bit name in 9.4 (7) Transfer flow when returning from Suspend mode (Disable state)
p.152
Addition of Caution to 10.1 General
p.154
Modification of description in 10.2.3 SODATREG (base address + 0x0E6)
p.158
Modification of bit name in 10.2.7 MCNTREG (base address + 0x0F2)
p.161
Addition of Note to 10.2.10 SEQREG (base address + 0x0FA)
p.164
Modification of description in 10.3.1 (2) When not using DMA transfer
p.165
Modification of bit name in 10.3.2 Input (MIC)
p.187
Modification of description in 13.1 General
p.196
Addition of Caution to 13.2.11 CSRBADR (offset address: 0x10 to 0x13)
pp.197 to 207
Addition of Caution to 13.2.13 to 13.2.25
pp.209, 210
Addition of Caution to 13.2.28 to 13.2.30
p.213
Addition of Caution to 13.2.32 SYSCNT (offset address: 0x80 to 0x83)
p.216
Addition of Caution to 13.2.36 and 13.2.37
pp.251, 252
Addition of Caution to 13.3.60 and 13.3.61
p.253
Addition of Caution to 13.3.64 MEM0_CMD_TIM (PCI offset address: 0x885, ExCA extended offset
address: 0x0A)