
CHAPTER 14 USBU (UNIVERSAL SERIAL BUS UNIT)
User’s Manual U14579EJ2V0UM
276
14.2.1 Register set
Table 14-1 lists the USB host control configuration registers.
Table 14-1. USB Host Control Configuration Registers
Offset
Address
Register Name
Bits
R/W
Reset Value
Contents
0x00
Vendor ID register
15:0
R
0x1033
Vendor ID (NEC)
0x02
Device ID register
31:16
R
0x0035
Device ID of this macro (USBU)
0x04
Command register
15:0
R/W
0x0000
See 14.2.2.
0x06
Status register
31:16
R/W
0x0000
See 14.2.3.
0x08
Revision ID register
7:0
R
0x01
Indicates that it is compliant with the PCI
Local bus Specification Revision 2.1.
Class code base address
register
31:24
R
0x0C
Indicates that it is a serial bus controller
device.
Class code sub class register
23:16
R
0x03
Indicates that it is a USB device.
0x09
Class code programming
interface register
15:8
R
0x10
Indicates that it is an OpenHCI host
controller.
0x0C
Cache line size register
7:0
R
0x00
A cache cannot be used.
15:11
R/W
00000
0x0D
Latency timer register
10:8
R
000
Interval that the bus cycle continues to be
executed.
0x0E
Header type register
23:16
R
0x80
It is not a PCI-to-PCI bridge.
0x0F
Built-in self-test register
31:24
R
0x00
BIST is not supported.
0x10
Base address register
31:0
R/W
0x0000 0000
See 14.2.4.
0x2C
Subsystem vendor ID register
15:0
R(/W)
0x0000
(This can be written according to the
setting of the ID Write Mask bit of the
power management register.)
0x2E
Subsystem ID register
31:16
R(/W)
0x0000
(This can be written according to the
setting of the ID Write Mask bit of the
power management register.)
0x3C
Interrupt line register
7:0
R(/W)
0x00
Indicates the route of the interrupt request
line (this can be written only when the
power management register is used).
0x3D
Interrupt pin register
15:8
R
0x01
Indicates that it is equipped with the
INTA# signal (internal PCI bus signal).
0x3E
Min_Gnt register
(burst cycle minimum request
time register)
23:16
R
0x01
Burst cycle minimum request time
0x3F
Max_lat register
(bus usage right request
frequency register)
31:24
R
0x2A
Maximum delay time until a response is
returned when the PCI bus usage right is
requested.
0xE0
Power management register
31:0
R/W
0x0000 0000
See 14.2.5.