
User’s Manual U14579EJ2V0UM
20
LIST OF FIGURES (1/2)
Figure No.
Title
Page
1-1
Internal Block Diagram and Connection Example with External Blocks .........................................................26
2-1
External Circuit of Clock Oscillator .................................................................................................................62
2-2
Examples of Improperly Connected Resonators ............................................................................................63
4-1
DMA Space Used in DMA Transfers ..............................................................................................................75
7-1
Interrupt Control Outline Diagram...................................................................................................................91
7-2
Time Lag Until Status Change Is Reflected in VRCINT Signal (When Sampling with SCLK) ........................92
7-3
Time Lag Until Status Change Is Reflected in VRCINT Signal (When Sampling with PCLK) ........................93
9-1
PIU Peripheral Block Diagram......................................................................................................................126
9-2
Coordinate Detection Equivalent Circuits .....................................................................................................127
9-3
PIU Internal Block Diagram ..........................................................................................................................128
9-4
Scan Sequencer State Transition Diagram ..................................................................................................129
9-5
Interval Times and States.............................................................................................................................136
9-6
Touch/Release Detection Timing .................................................................................................................149
9-7
A/D Port Scan Timing ...................................................................................................................................149
10-1
Speaker Output and AUDIOOUT Pin ...........................................................................................................164
10-2
AUDIOIN Pin and MIC Operation .................................................................................................................165
11-1
Scan Operation and Key Data Store Register ..............................................................................................168
11-2
KSCAN Signal Status and KPORT Signal Sampling Timing ........................................................................174
11-3
Key Scan Interval .........................................................................................................................................175
11-4
Transition of Sequencer Status ....................................................................................................................179
11-5
Basic Operation Timing Chart ......................................................................................................................180
12-1
Data Pattern .................................................................................................................................................183
13-1
Access to ExCA Registers (Memory Access from Primary Side) .................................................................221
13-2
Access to ExCA Registers (I/O Access from Primary Side) .........................................................................221
13-3
ExCA Extended Registers ............................................................................................................................222
13-4
CardBus Socket Registers ...........................................................................................................................258
13-5
Power Supply Control Serial Signal (PWCDATA, PWCCLK, PWCLATCH) Timing .....................................273
14-1
USB Host Control Configuration Space........................................................................................................275
14-2
Bus Topology................................................................................................................................................316
14-3
Full-Speed Device Cable and Resistor Connections....................................................................................316