參數(shù)資料
型號(hào): TMS32C5402PGER10G4
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: FIXED-POINT DIGITAL SIGNAL PROCESSOR
中文描述: 定點(diǎn)數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 18/68頁(yè)
文件大?。?/td> 948K
代理商: TMS32C5402PGER10G4
SPRS079E – OCTOBER 1998 – REVISED AUGUST 2000
18
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
programmable bank-switching wait states
The programmable bank-switching logic of the ’5402 is functionally equivalent to that of the ’548/’549 devices.
This feature automatically inserts one cycle when accesses cross memory-bank boundaries within program or
data memory space. A bank-switching wait state can also be automatically inserted when accesses cross the
data space boundary into program space.
The bank-switching control register (BSCR) defines the bank size for bank-switching wait states. Figure 6
shows the BSCR and its bits are described in Table 4.
BNKCMP
PS-DS
Reserved
HBH
12
11
3
2
1
15
R/W-0
R-0
R/W-1
R/W-1111
BH
EXIO
0
10
R/W-0
R/W-0
LEGEND:
R = Read, W = Write
Figure 6. Bank-Switching Control Register (BSCR), MMR Address 0029h
Table 4. Bank-Switching Control Register (BSCR) Fields
BIT
RESET
VALUE
FUNCTION
NO.
NAME
15–12
BNKCMP
1111
Bank compare. Determines the external memory-bank size. BNKCMP is used to mask the four MSBs of
an address. For example, if BNKCMP = 1111b, the four MSBs (bits 12–15) are compared, resulting in a
bank size of 4K words. Bank sizes of 4K words to 64K words are allowed.
11
PS - DS
1
Program read – data read access. Inserts an extra cycle between consecutive accesses of program read
and data read or data read and program read.
PS-DS = 0
No extra cycles are inserted by this feature.
PS-DS = 1
One extra cycle is inserted between consecutive data and program reads.
10–3
Reserved
0
These bits are reserved and are unaffected by writes.
HPI Bus holder. Controls the HPI bus holder feature. HBH is cleared to 0 at reset
.
HBH = 0
The bus holder is disabled.
HBH = 1
The bus holder is enabled. When not driven, the HPI data bus (HD[7:0]) is held in the
previous logic level.
2
HBH
0
1
BH
0
Bus holder. Controls the data bus holder feature. BH is cleared to 0 at reset.
BH = 0
The bus holder is disabled.
BH = 1
The bus holder is enabled. When not driven, the data bus (D[15:0]) is held in the
previous logic level.
External bus interface off. The EXIO bit controls the external bus-off function.
EXIO = 0
The external bus interface functions as usual.
EXIO = 1
The address bus, data bus, and control signals become inactive after completing the
c rrent b s c cle Note that the DROM MP/MC and OVLY bits in the PMST and the HM
current bus cycle. Note that the DROM, MP/MC, and OVLY bits in the PMST and the HM
bit of ST1 cannot be modified when the interface is disabled.
0
EXIO
0
相關(guān)PDF資料
PDF描述
TMS34020 GRAPHICS PROCESSORS
TMS3450NL LED DUPLEX DIGITAL RADIO CLOCK
TMS3471CFS 780- 】 488-pixel ccd image sensor
TMS3471 2/3-INCH NTSC TIMER
TMS3473 PARALLEL DRIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS32C6202BGNZA250 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS32C6203BGLS173A 制造商:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR - Trays
TMS32C6203BGLS173H 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:DSP FIX PT 16BIT 173MHZ 1384MIPS 384PIN FC/CSP - Trays
TMS32C6203BGNY17-3 制造商:Texas Instruments 功能描述:TMS C6203B 1.7V REV 2.X GNY 300 MHZ - Trays
TMS32C6203BGNZA250 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Fixed-Point Dig Sig Processor RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT