參數(shù)資料
型號: T7264
廠商: Lineage Power
英文描述: U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器)
中文描述: U型接口2B1Q收發(fā)器(ü接口2B1Q收發(fā)器)
文件頁數(shù): 47/54頁
文件大小: 876K
代理商: T7264
Lucent Technologies Inc.
47
Data Sheet
April 1998
T7264 U-Interface 2B1Q Transceiver
Appendix A. Questions and Answers
(continued)
Q37
: What are the requirements on the transmission
and reception of eoc data on the K2 interface
A37
: This is described on page 24, Figure 18, of this
data sheet. To summarize, the received eoc data
changes at K2 frames 47 and 95 (where frame 0
is marked by the rising edge of RSF). The most
recent eoc data is continuously available on the
K2 bus in the intervals between frames 47 and
95. The eoc data to be transmitted must be
present on the K2 interface at outgoing K2
frames 11 and 59 (where frame 0 is marked by
the rising edge of TSF). Since it is sampled only
at those times, it does not matter what is present
in those bit positions in the intervals between
frames K11 and K59.
For an LT, normally it will not matter in which K2
frames the eoc data is written and read, as long
the read/writes are done at 6 ms intervals (i.e.,
every 48 K2 frames). This is because there is no
critical timing involved between the reception of
an eoc message and its response, as there is at
an NT.
For an NT, ANSI T1.601, Section 8.3.2, specifies
that the eoc response must occur in the next
available outgoing eoc frame. This means that the
system has 13 K2 frames between the reception
of a new eoc message at frame K95 (relative to
RSF) and the transmission of the response to
that message. Thus, the eoc timing at the NT
should be referenced to RSF. Because of well-
defined timing between RSF and TSF at the NT,
there is no reason to use TSF for eoc timing.
Q38
: The data sheet states that adea = 0 and Idea = 1
should not be used at the same time; why not
A38
: This mode is not recommended because it could
result in a system-level problem. Consider a typi-
cal deactivation sequence for a network having a
remote NT1 (i.e., an LT-to-NT connection with at
least one intermediate element, as shown in
ANSI T1.601, Figure E1)
.
The following table
shows the events at the NT and LT when the LT
initiates a deactivation. The LT uses adea in the
case of an intermediate element to propagate the
deactivation bit downstream without shutting
itself down (as it would do if ldea were set
instead):
* This stores the coefficients and prepares the transceiver for
deactivation. Deactivation will occur on loss of signal from
the intermediate element.
Stores the coefficients and deactivates the LT transmitter
(stops transmitting).
Notice that adea = 0 and ldea = 1 are permitted
at the last step. This is because the NT has
already stored its coefficients; however, if
Idea = 1 were set earlier (for example, in step 2),
the LT might deactivate before the downstream
elements had stored their coefficients, and a
clean deactivation would not occur. Therefore, to
help avoid turning off the LT before all the down-
stream elements store their coefficients, this
state was defined as invalid.
Also, note that Idea = 1 will cause a chip set in
the LT mode to store coefficients and deactivate,
but it only causes a chip set in the NT mode to
store coefficients. Deactivation at the NT only
occurs upon loss of the U-interface signal.
Note
: The preceding deactivation procedure is
only an illustration. In a nonrepeater envi-
ronment, step 2 could be adea = ldea = 1,
which would cause the LT to automatically
save its coefficients and, within three or
four K2 frames, deactivate. This case
assumes that the NT has properly
detected dea = 0 and then stored its coeffi-
cients within those three or four frames.
LT
State
LT K2
Data In
adea = 1
ldea = 0
adea = 0
ldea = 0
NT K2
Data Out
dea = 1
NT Action
Normal
Operation
Downstream
Deactivate
dea = 0 Set Idea = 1
upon third
consecutive
dea = 0*
After an appropriate amount of time to allow the
message to propagate and the NT to react.
LT Deactivates
ldea = 1
adea = 1
x
Detects loss
of signal and
deactivates
相關(guān)PDF資料
PDF描述
T7264 T7264 U-Interface 2B1Q Transceiver
T7289A DS1 Line Interface(DS1 線接口)
T8207 Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件)
T8208 Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件)
TA1241ANG DEFLECTION PROCESSOR IC FOR TVs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7264ML 制造商:Alcatel-Lucent 功能描述:DATACOM, DIGITAL SLIC, 44 Pin Plastic PLCC
T7264ML2 制造商:Alcatel-Lucent 功能描述:7264ML2
T7267 制造商:TE Connectivity 功能描述:
T7268 制造商:TE Connectivity 功能描述:
T727 制造商:USEM 功能描述:MOTOR VOLTAGE:208-230/460, HERTZ:50/60, 3-PHASE, 8.5-8.0/4.0A, RPM:3465, 1-SPEED, FR:182T, RIGID BASE, CLOSED MOTOR, REVERSE ROTATION, BALL BEARINGS, 1-1/8 X 2-7/8 FRAME : ALL OTHER HERTZ : 50/60 HERTZ HP OR WATTAGE : 3 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 3001 AND UP SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT