- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382571 > T7264 (Lineage Power) U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | T7264 |
| 廠商： | Lineage Power |
| 英文描述： | U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器) |
| 中文描述： | U型接口2B1Q收發(fā)器（ü接口2B1Q收發(fā)器） |
| 文件頁數(shù)： | 19/54頁 |
| 文件大?。?/td> | 876K |
| 代理商： | T7264 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Data Sheet
April 1998
T7264 U-Interface 2B1Q Transceiver
Lucent Technologies Inc.
19
K2 Interface Description
(continued)
Table 13. DC Octet (Overview)
Table 14. DC Octet (Functions)
Octet
DC
Octet #
8
DO/DI
DI
Bit 1
ccrc
Bit 2
istp
Bit 3
lpbk
Bit 4
afrst
Bit 5
ldea
Bit 6
1
Bit 7
sksi
Bit 8
xpcy
Octet
DC
Bit #
1
Symbol
ccrc
Name/Function
Corrupt Cyclic Redundancy Check.
This bit is used to corrupt the crc information
transmitted by the transceiver to the U-interface.
0—Corrupt crc generation as long as bit is low.
1—Generate correct crc (normal).
Initiate Start-Up.
This bit is used to notify the transceiver of an activation request.
Should be set to a 1 during loopback. If xact = 1, istp is ignored; if xact = 0:
0—Initiate start-up (activation request).
1—Reset state (transceiver inactive).
Local Loopback.
0—Loopback.
1—Normal.
Loop back the complete 160 kbits/s U-interface bit stream at the analog output. Loop-
back turns off echo canceler and reconfigures the descrambler. Device should be re-
set and line disconnected before loopback test; istp should be set to a 1 during
loopback.
Adaptive Filter Reset.
0—Normal.
1—Reset.
2B+D and UM set equal to 1 on DO. Reset halts loop transmission and clears the
transceiver's adaptive filter coefficients, overriding all other transceiver control sig-
nals. This provides the same functionality as the RESET pin on the T7264, except F
to MTC synchronization (LT) is not lost.
Local Deactivation.
0 — Normal.
1 — Deactivate. DO 2B+D and UM set equal to 1.
Upon receiving ldea = 1 from the system device, the transceiver will save adaptive fil-
ter coefficients. In the LT, the device sends three or four U superframes of dea = 0,
then ceases transmission and enters the idle state. In the NT, the device deactivates
upon signal loss and enters the idle state. In the NT, ldea should be set before the loss
of signal (on second dea = 0) and held until xact goes low for proper deactivation.
Reserved.
For normal operation, this bit must be set to 1.
System-to-K2.
This bit may be set high or low without affecting the state of the trans-
ceiver. sksi is reflected back from the T7264 across the K2 interface by means of the
rsksi bit.
Transparency.
0—Transparent 2B+D.
1—LT mode 2B+D = 0 transmitted across the U-interface.
1—NT mode 2B+D = 1 transmitted across the U-interface.
This bit only affects the data transmitted on the U-interface. The U-to-K2 interface al-
ways remains transparent after start-up.
DC
2
istp
DC
3
lpbk
DC
4
afrst
DC
5
ldea
DC
DC
6
7
—
sksi
DC
8
xpcy
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7264 | T7264 U-Interface 2B1Q Transceiver |
| T7289A | DS1 Line Interface(DS1 線接口) |
| T8207 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| T8208 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| TA1241ANG | DEFLECTION PROCESSOR IC FOR TVs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7264ML | 制造商:Alcatel-Lucent 功能描述:DATACOM, DIGITAL SLIC, 44 Pin Plastic PLCC |
| T7264ML2 | 制造商:Alcatel-Lucent 功能描述:7264ML2 |
| T7267 | 制造商:TE Connectivity 功能描述: |
| T7268 | 制造商:TE Connectivity 功能描述: |
| T727 | 制造商:USEM 功能描述:MOTOR VOLTAGE:208-230/460, HERTZ:50/60, 3-PHASE, 8.5-8.0/4.0A, RPM:3465, 1-SPEED, FR:182T, RIGID BASE, CLOSED MOTOR, REVERSE ROTATION, BALL BEARINGS, 1-1/8 X 2-7/8 FRAME : ALL OTHER HERTZ : 50/60 HERTZ HP OR WATTAGE : 3 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 3001 AND UP SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。