- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382571 > T7264 (Lineage Power) U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | T7264 |
| 廠商： | Lineage Power |
| 英文描述： | U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器) |
| 中文描述： | U型接口2B1Q收發(fā)器（ü接口2B1Q收發(fā)器） |
| 文件頁數(shù)： | 24/54頁 |
| 文件大小： | 876K |
| 代理商： | T7264 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
24
Lucent Technologies Inc.
Data Sheet
April 1998
T7264 U-Interface 2B1Q Transceiver
K2 Functional Description
(continued)
Figure 17 shows how the U-interface bits are grouped into eoc1, eoc2, UCS, and crc bits. It also shows how these
bit groups are mapped from the U-interface to the K2 interface.
5-5176
* The U-inverted sync word (ISW) is mapped to the K2 interface as the receive superframe (RSF) bit and the transmit superframe (TSF) bit. The
occurrence of these bits defines the first K2 frame.
Figure 17. U-to-K2 Mapping
K2 eoc and Loopback Response Timing
Each U frame contains 12 2B+D data blocks. These blocks are jitter accommodated and synchronized within the
T7264 and output on the K2 interface. This introduces delay between the U-interface and the K2 interface. The re-
ceive and transmit framing on the U-interface do not occur at the same time. The ANSI standard specifies that the
delay from U input to U output in the NT is 0.75 ms (6 K2 frames). The relationship between the K2 frame sync and
the U-interface frame can change each time the device frames up.
The timing delay from receive to transmit affects the eoc timing as follows: The eoc is made available on the K2
interface at DO K2 frames K47 and K95, and it is sampled on DI K2 frames K59 and K11. This 11-frame difference
plus the two-frame delay discussed above allows a total of 13 K2 frames (1625
μ
s) for the system to process the
eoc information and respond. Thus, the system is guaranteed to have at least 1625
μ
s to respond to an eoc mes-
sage. Figure 18 shows the received and transmitted K2 frame in the NT.
5-5177
Figure 18. K2 Response Timing
M6
M5
M4
M3
M2
M1
FRAME #
SYNC
1
2
3
4
5
6
7
8
ISW*
U - SW
K - RF, TF
OUTPUT
K0,
K12,
K24,
. . .
K84
U - eoc1
K - UM1 & UM2 (#1—4)
INPUT K11 OUTPUT
K47—K94
U - crc
K - OUTPUT
DS - #1 (nebe)
K - INPUT
DC - #1 (ccrc)
U - 2B+D
K - B1,
B2, D
K0, K1,
. . . K95
BIT #
1—18
19—234
235
236
237
238
239
240
12(2B+D)
U - eoc2
K - UM1 & UM2 (#1—4)
INPUT K59 OUTPUT
K95—K46
U - CONTROL & STATUS (UCS)
K - UM2 (#5—8) & UM3
INPUT K11 OUTPUT K95—K94
K11
. . .
K59
. . .
K0
K47
. . .
. . .
K95
K95
. . .
. . .
. . .
. . .
. . .
. . .
. . .
. . .
. . .
. . .
. . .
. . .
. . .
RECEIVED K2 FRAMES AT NT
TRANSMITTED K2
FRAMES AT NT
SAMPLE eoc
& UCS
SAMPLE eoc
NEW eoc
NEW eoc
& UCS
. . .
2 K2
FRAMES
1625
μ
s
1625
μ
s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7264 | T7264 U-Interface 2B1Q Transceiver |
| T7289A | DS1 Line Interface(DS1 線接口) |
| T8207 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| T8208 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| TA1241ANG | DEFLECTION PROCESSOR IC FOR TVs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7264ML | 制造商:Alcatel-Lucent 功能描述:DATACOM, DIGITAL SLIC, 44 Pin Plastic PLCC |
| T7264ML2 | 制造商:Alcatel-Lucent 功能描述:7264ML2 |
| T7267 | 制造商:TE Connectivity 功能描述: |
| T7268 | 制造商:TE Connectivity 功能描述: |
| T727 | 制造商:USEM 功能描述:MOTOR VOLTAGE:208-230/460, HERTZ:50/60, 3-PHASE, 8.5-8.0/4.0A, RPM:3465, 1-SPEED, FR:182T, RIGID BASE, CLOSED MOTOR, REVERSE ROTATION, BALL BEARINGS, 1-1/8 X 2-7/8 FRAME : ALL OTHER HERTZ : 50/60 HERTZ HP OR WATTAGE : 3 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 3001 AND UP SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT |
發(fā)布緊急采購，3分鐘左右您將得到回復。