- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382571 > T7264 (Lineage Power) U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | T7264 |
| 廠商： | Lineage Power |
| 英文描述： | U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器) |
| 中文描述： | U型接口2B1Q收發(fā)器（ü接口2B1Q收發(fā)器） |
| 文件頁數(shù)： | 30/54頁 |
| 文件大?。?/td> | 876K |
| 代理商： | T7264 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
30
Lucent Technologies Inc.
Data Sheet
April 1998
T7264 U-Interface 2B1Q Transceiver
Activation and the K2 Interface
The signal definitions and start-up states (Table 23 and
Figure 21) of the U-interface during activation are as re-
quired by T1.601. The T7264 handles these details au-
tomatically upon assertion of istp on the K2 interface or
detection of a tone on the U-interface. Still, for some us-
ers it is useful to know what is happening at the K2 in-
terface during the start-up sequence and how the
system should be reacting. The following is an explana-
tion of what happens during a typical start-up sequence.
For simplification, it is assumed that the uoa and sai
bits, defined in T1.601-1992, are held at 1 during start-
up.
1. From RESET to T6
At each end, xact changes from 0 to 1 to indicate that
an activation request has been issued at the near end
(via istp) or a wake-up tone has been detected from the
far end and the transceiver is beginning the start-up se-
quence. All other K2 bits are held in their reset state by
the transceiver in the U-to-K2 direction at both the NT
and the LT (see Table 15 for these RESET values). In
the K2-to-U direction, the 2B+D and U overhead bits are
internally overwritten by the transceivers. These bits
should be initialized by the system to reflect their de-
sired state at the time transparency is achieved. Table
23 lists the values of the overwritten U bits at various
stages of activation.
2. At T6
At the NT, oof goes high causing 2B+D transparency
from the U to the K2 interface at the NT transceiver.
Note that the NT always frames up before the LT, due
to the structure of the transceiver start-up algorithms.
Before T6, the NT transceiver was forcing 2B+D data on
the K2 interface to all 1s. After this, the 2B+D bits on the
K2 interface contain whatever is being received at the
NT's U-interface on the 2B+D channels from T4 until
transparency is established (see Table 23 and Figure
21, signal SL2).
M bits in the downstream direction become transparent
over the entire link. Prior to this, the NT transceiver was
forcing all M bits to 1 in the downstream (U-to-K2) direc-
tion, except act, which was being forced to 0. In the
downstream direction (K2-to-U) at the LT, M bits are al-
ready being passed transparently and have been since
T4. At T6, oof = 1 at the NT causes the NT to start pass-
ing M bits transparently in the downstream direction.
M bits in the upstream direction become transparent at
the NT transceiver (K2-to-U). Prior to this, the NT trans-
ceiver was internally overwriting the upstream M bits to
all 1s per the ANSI standard (see Table 23 and Figure
21, signal SN2).
After detecting oof = 1, the NT can set its act = 1, then
wait for act = 1 from the LT. The NT is still forcing 2B+D
in the upstream direction to all 1s and continues to do
so until:
a) It receives act = 1 from the LT
b) It receives an eoc loopback message from the LT
When either of the above occurs, the NT must set
xpcy = 0, which enables 2B+D transparency in the up-
stream direction.
3. At T7
At the LT, oof goes high causing 2B+D transparency
from the U to the K2 interface at the LT transceiver. Be-
fore T7, the LT transceiver was forcing 2B+D data on
the K2 interface to all 1s. After this, the 2B+D bits on the
K2 interface contain whatever is being received at the
LT's U-interface on the 2B+D channels. This is all 1s ini-
tially, because the NT transceiver at the far end is forc-
ing transmission of all 1s on the U-interface 2B+D
channels from T1 until the transparency is established
(see Table 23 and Figure 21, signal SN1—SN3).
M bits in the upstream direction become transparent
over the entire link. Prior to this, the LT transceiver was
forcing all the M bits to 1 in the upstream (U-to-K2) di-
rection, except act, which was being forced to 0. In the
upstream (K2-to-U) direction at the NT, M bits are al-
ready being passed transparently and have been since
T6. At T7, oof = 1 at the LT causes the LT to start pass-
ing M bits transparently in the U-to-K2 direction and,
thus, affects full M-bit transparency in the upstream di-
rection.
Since the LT is receiving M4 bits from the NT, it can de-
tect when the NT has changed its act bit from 0 to 1. Af-
ter getting act = 1 three consecutive times from the NT,
the LT may set its xpcy = 0 and act = 1, resulting in
2B+D transparency in the downstream direction over
the entire link. Prior to this, the LT transceiver was inter-
nally overwriting the downstream 2B+D data to all 0s
per T1.601.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7264 | T7264 U-Interface 2B1Q Transceiver |
| T7289A | DS1 Line Interface(DS1 線接口) |
| T8207 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| T8208 | Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件) |
| TA1241ANG | DEFLECTION PROCESSOR IC FOR TVs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7264ML | 制造商:Alcatel-Lucent 功能描述:DATACOM, DIGITAL SLIC, 44 Pin Plastic PLCC |
| T7264ML2 | 制造商:Alcatel-Lucent 功能描述:7264ML2 |
| T7267 | 制造商:TE Connectivity 功能描述: |
| T7268 | 制造商:TE Connectivity 功能描述: |
| T727 | 制造商:USEM 功能描述:MOTOR VOLTAGE:208-230/460, HERTZ:50/60, 3-PHASE, 8.5-8.0/4.0A, RPM:3465, 1-SPEED, FR:182T, RIGID BASE, CLOSED MOTOR, REVERSE ROTATION, BALL BEARINGS, 1-1/8 X 2-7/8 FRAME : ALL OTHER HERTZ : 50/60 HERTZ HP OR WATTAGE : 3 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 3001 AND UP SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。