參數(shù)資料
型號(hào): T7264
廠商: Lineage Power
英文描述: U-Interface 2B1Q Transceiver(U接口 2B1Q收發(fā)器)
中文描述: U型接口2B1Q收發(fā)器(ü接口2B1Q收發(fā)器)
文件頁數(shù): 15/54頁
文件大小: 876K
代理商: T7264
Data Sheet
April 1998
T7264 U-Interface 2B1Q Transceiver
Lucent Technologies Inc.
15
K2 Interface Description
(continued)
Table 5. B1, B2, D, and S1 Octets (Overview)
Table 6. B1, B2, D, and S1 Octets (Functions)
Octet
B1
B2
D
DF
S1
Octet #
1
2
3
3
4
DO/DI
DO/DI
DO/DI
DI
DO
DO/DI
Bit 1
B11
B21
D1
D1
1
Bit 2
B12
B22
D2
D2
1
Bit 3
B13
B23
1
1
1
Bit 4
B14
B24
1
1
1
Bit 5
B15
B25
1
RSF
1
Bit 6
B16
B26
1
RF
1
Bit 7
B17
B27
1
TSF
1
Bit 8
B18
B28
1
TF
1
Octet
B1
Bit #
1—8
Symbol
B11—B18
Name/Function
B1 Octet.
The B1 octet is used for transferring basic access channel B1. B11 is the
first bit of the B1 octet sent or received.
B2 Octet.
The B2 octet is used for transferring basic access channel B2. B21 is the
first bit of the B2 octet sent or received.
D Octet.
The two D-channel bits are transmitted in the first 2 bits of the D octet. D1
is the first bit of the D pair sent or received.
Receive Superframing.
12.5% duty cycle at an 83.333 Hz rate (12 ms).
0—Last 84 K2 frames of the superframe.
0 to 1—Marks the first K2 frame of 2B+D data. Corresponds to the first 2B+D data
of the U superframe.
1—First 12 K2 frames and during reset state up to point T6 or T7.
Receive Framing.
50% duty cycle at a 666.66 Hz rate (1.5 ms).
0—Last six K2 frames of the U frame.
0 to 1—Marks every 12th K2 frame of 2B+D data.
Corresponds to the first 2B+D data of the U frame.
1—First six K2 frames and during reset state up to point T6 or T7.
Transmit Superframing.
12.5% duty cycle at an 83.333 Hz rate (12 ms).
0—Last 84 K2 frames of the superframe
0 to 1—Marks the first K2 frame of 2B+D data.
Corresponds to the first 2B+D data of the U superframe.
1—First 12 K2 frames and during reset state up to point T6 or T7.
Transmit Framing.
50% duty cycle at a 666.66 Hz rate (1.5 ms).
0—Last six K2 frames of the U frame.
0 to 1—Marks every 12th K2 frame of 2B+D data.
Corresponds to the first 2B+D data of the U frame.
1—First six K2 frames and during reset state up to point T6 or T7.
S1 Octet.
All bits of the S1 octet are set to 1.
B2
1—8
B21—B28
D
1—2
D1, D2
DF
5
RSF
DF
6
RF
DF
7
TSF
DF
8
TF
S1
1—8
S11—S18
相關(guān)PDF資料
PDF描述
T7264 T7264 U-Interface 2B1Q Transceiver
T7289A DS1 Line Interface(DS1 線接口)
T8207 Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件)
T8208 Asychronous Transfer Mode (ATM) Interconnect(異步傳輸模式互連器件)
TA1241ANG DEFLECTION PROCESSOR IC FOR TVs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7264ML 制造商:Alcatel-Lucent 功能描述:DATACOM, DIGITAL SLIC, 44 Pin Plastic PLCC
T7264ML2 制造商:Alcatel-Lucent 功能描述:7264ML2
T7267 制造商:TE Connectivity 功能描述:
T7268 制造商:TE Connectivity 功能描述:
T727 制造商:USEM 功能描述:MOTOR VOLTAGE:208-230/460, HERTZ:50/60, 3-PHASE, 8.5-8.0/4.0A, RPM:3465, 1-SPEED, FR:182T, RIGID BASE, CLOSED MOTOR, REVERSE ROTATION, BALL BEARINGS, 1-1/8 X 2-7/8 FRAME : ALL OTHER HERTZ : 50/60 HERTZ HP OR WATTAGE : 3 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 3001 AND UP SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT