參數(shù)資料
型號: T7234
英文描述: Compliance with the New ETSI PSD Requirement
中文描述: 符合新的ETSI PSD的要求
文件頁數(shù): 81/116頁
文件大?。?/td> 1056K
代理商: T7234
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
Lucent Technologies Inc.
77
Timing Characteristics
(continued)
Table 41. Clock Timing
(See Figure 29.)
* Includes the effect of phase steps generated by the digital phase-locked loop.
5-3460 (C)
Figure 29. Timing Diagram Referenced to SYN8K
Table 42. RESET Timing
5-3462 (C)
Figure 30. RESET Timing Diagram
Symbol
SYN8K
CKOUT
Parameter
Min
49.8
Typ
Max
50.2
Unit
%
Duty Cycle
Duty Cycle:
In 15.36 MHz Mode
In 10.24 MHz Mode
Rise or Fall Time
CKOUT Clock to Frame Sync (SYN8K)
CKOUT Clock Rise or Fall
40
23*
30
15
60
52*
50
%
%
ns
ns
ns
tR1, tF1
tCOLFH
tR2, tF2
Parameter
tRSLFL, tFLRSH
tRSLRSH
Description
Min
60
Max
Unit
ns
RESET Setup and Hold Time
RESET Low Time:
From Idle Mode or Normal Operation
From Power-on
375
1.5
μ
s
ms
SYN8K
CKOUT
tCOLFH
tR1
tR2
tF2
tF1
SYN8K
RESET
tRSLFL
tFLRSH
tRSLRSH
相關(guān)PDF資料
PDF描述
T7234A Compliance with the New ETSI PSD Requirement
T7237A Compliance with the New ETSI PSD Requirement
T7256A Compliance with the New ETSI PSD Requirement
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7234A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7237 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement
T7237A 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement
T7240 制造商:TE Connectivity 功能描述:
T7-241A5 功能描述:撥動開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點電鍍: 照明: