- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383875 > T7234 Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號： | T7234 |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁數(shù)： | 10/116頁 |
| 文件大?。?/td> | 1056K |
| 代理商： | T7234 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
6
Lucent Technologies Inc.
Pin Information
(continued)
Table 1. Pin Descriptions
* I
u
= input with internal pull-up.
Pin
1, 10,
16
2
Symbol
GND
Type*
—
Name/Function
D
Digital Ground.
Ground leads for digital circuitry.
OPTOIN
I
u
Optoisolator Input.
streams. These pulse streams typically are generated by an optoisolator
that is monitoring the U loop. Pulse patterns on this pin are digitally filtered
for 20 ms before being considered valid and are then decoded and interpret-
ed using the ANSI maintenance state machine requirements. If AUTOCTL
= 1 (register GR0, bit 3, default), the internal state machine decodes pulse
trains and implements the required maintenance states automatically. If AU-
TOCTL = 0, the pulse trains are decoded internally, but the microprocessor
must implement the maintenance state as indicated by the maintenance in-
terrupts (register MIR0). If the OPTOIN pin is being used for implementing
maintenance functions, the ILOSS pin should not be used (i.e., it should be
held high). Instead, the ILOSS register bit should be used (register CFR0,
bit 0). An internal 100 k
pull-up resistor is on this pin.
Status LED Driver.
Output pin for driving an LED (source/sink 4.0 mA) that
indicates the device status. The four defined states are low, high,
1 Hz flashing, and 8 Hz flashing (flashing occurs at 50% duty cycle). See the
STLED Description section for a detailed explanation of these states.
Also, this pin indicates device sanity upon power on/RESET, as follows:
If AUTOACT/SCK = 0 (pin 15) after a device RESET (which sets AUTO-
ACT = 0 in register GR0 bit 6, turning on autoactivation), STLED will tog-
gle at an 8 Hz rate for at least 0.5 s, signifying an activation attempt. If the
activation attempt succeeds, it will continue to flash per the normal start-
up sequence (see STLED Description section).
Pin accepts CMOS logic level maintenance pulse
3
STLED
O
I
I
If AUTOACT/SCK = 1 (pin 15) after a device RESET, STLED will go low
for 1 s (flash of life), indicating that the device is operational, and no acti-
vation attempt will be made.
Synchronous 8 kHz Clock or Loopback Indicator.
GR2, bit 5, default), the pin function is determined based on the state of pin
12 (SYN8K_CTL/SDI) at the most recent rising edge of RESET. As SYN8K
(SYN8K_CTL/SDI = 0 at RESET rising edge), this pin is an 8 kHz 50% duty
cycle clock that is synchronous with the recovered timing from the U-inter-
face. When U-interface synchronization is not present, SYN8K is free-
running. As LBIND (SYN8K_CTL/SDI = 1 at RESET rising edge), this pin in-
dicates a 2B+D loopback:
0—No loopback.
1—eoc requested 2B+D loopback in progress.
Frame Strobe.
If TDMEN = 0, this pin is a programmable strobe output used
to indicate appearance of B- and/or D-channel data on the TDM bus. Polar-
ity, offset, and duration of FS are programmable through the microprocessor
interface (see register TDR0). FS will be disabled until at least one of bits
2—7 in register DFR1 is enabled.
4
SYN8K/LBIND/FS
O
If TDMEN = 1 (register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7234A | Compliance with the New ETSI PSD Requirement |
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7234A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動開關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點形式: 開關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點電鍍: 照明: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。