- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383875 > T7234 Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7234 |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 52/116頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | T7234 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
48
Lucent Technologies Inc.
eoc State Machine Description
The following list shows the eight eoc states defined in
ANSI T1.601 and ETSI ETR 080. The bit pattern below
represents the state of U-interface overhead bits
eoci1—eoci8, respectively (see Table 2).
01010000—Operate 2B+D loopback.
01010001—Operate B1 channel loopback.
01010010—Operate B2 channel loopback.
01010011—Request corrupt CRC.
01010100—Notify of corrupted CRC.
11111111—Return to normal (default).
00000000—Hold state.
10101010—Unable to comply.
Normally, the T7256 automatically handles the eoc
channel processing per the ANSI and ETSI standards.
There may be some applications where manual control
of the eoc channel is desired (e.g., equipment that is
meant to test the eoc processing of upstream elements
by writing incorrect or delayed eoc data). This can be
accomplished by setting AUTOEOC = 0 (register GR0,
bit 4). The eoc state change interrupt is enabled by set-
ting EOCSCM = 0 (register UIR1, bit 0). This allows
state changes in the received eoc messages (registers
ECR2 and ECR3) to be indicated to the microproces-
sor by the assertion of UINT = 1 (register GIR0, bit 0)
and EOCSC = 1 (register UIR0, bit 0). The micropro-
cessor reads registers ECR2 and ECR3 to determine
which received eoc bits changed. Then, it updates the
transmit eoc values by writing registers ECR0 and
ECR1 and takes appropriate action (e.g., enable a
requested loopback). The total manual eoc procedure
consists of the following steps:
1. Microprocessor detects INT pin going low.
2. Microprocessor reads GIR0 and determines that
the UINT bit is set.
3. Microprocessor reads UIR0 and determines that the
EOCSC bit is set.
4. Microprocessor reads ECR2.
5. Microprocessor reads ECR3.
6. Microprocessor interprets newly received eoc mes-
sage and determines the appropriate response.
7. Microprocessor writes ECR0 based on results of
step 6.
8. Microprocessor writes ECR1 based on results of
step 6.
The maximum time allowed from the assertion of the
INT pin (step 1) until the completion of the last write
cycle to the eoc registers (step 8) is 1.5 ms.
ANSI Maintenance Control Description
The ANSI maintenance controller of the T7256 can
operate in fully automatic or in fully manual mode.
Automatic mode can be used in applications where
autonomous control of the metallic loop termination
(MLT) maintenance is desired. The MLT capability
implemented with the Lucent LH1465AB and an opto-
coupler provides a dc signature, sealing current sink,
and maintenance pulse-level translation for the testing
facilities. Maintenance pulses from the U-interface MLT
circuit are received by the OPTOIN pin and digitally fil-
tered for 20 ms. The device decodes these pulses
according to ANSI maintenance state machine require-
ments and responds to each request automatically.
For example, the T7256 will place itself in the quiet
mode if six pulses are received from the MLT circuitry.
Microprocessor interrupts in register MIR0 are avail-
able for tracking maintenance events if desired. Manual
mode can be used in applications where an external
maintenance decoder is used to drive the RESET and
ILOSS pins of the T7256. In this mode, the RESET pin
places the device in quiet mode and the ILOSS pin
controls SN1 tone transmission. Maintenance events
are not available in register MIR0 when in manual
mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7234A | Compliance with the New ETSI PSD Requirement |
| T7237A | Compliance with the New ETSI PSD Requirement |
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7234A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Compliance with the New ETSI PSD Requirement |
| T7237A | 制造商:AGERE 制造商全稱:AGERE 功能描述:Compliance with the New ETSI PSD Requirement |
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。