參數(shù)資料
型號(hào)： STLC7549
廠商： 意法半導(dǎo)體
元件分類： Codec
英文描述： Stereo Audio/MODEM/Telephony Codec(立體聲音頻/調(diào)制解調(diào)器/電話編解碼器)
中文描述： 立體聲音頻/調(diào)制解調(diào)器/語音編解碼器（立體聲音頻/調(diào)制解調(diào)器/電話編解碼器）
文件頁數(shù)： 29/35頁
文件大?。?/td> 335K
代理商： STLC7549
REGISTERDESCRIPTION
(continued)
Index Register6 :
Right ADCSummerControl
7
6
5
4
3
2
1
0
0
0
-
-
-
-
-
-
-MUTRA1 : Reset value : 0. Mute right line input
#1 of the ADC right summer. Setting
this bit to 0 mutes the signal.
-MUTRA2 : Reset value : 0. Mute right line input
#2 of the ADC right summer. Setting
this bit to 0 mutes the signal.
-MUTRA3 : Reset value : 0. Mute right line input
#3 of the ADC right summer. Setting
this bit to 0 mutes the signal.
-MUTRAM : Reset value : 0. Mute right
microphone input of the ADC right
summer.Settingthisbitto0 mutesthe
signal.
-MUTRAP : Reset value : 0. Mute mono input of
the ADCrightsummer.Settingthisbit
to 0 mutesthe signal.
-MUTRAD : Resetvalue :0.MuterightDACsignal
intotheADCrightsummer.Thissignal
is the right DAC output of the codec
wrapped back around into the ADC
input summer. Setting this bit to 0
mutes the signal.
Index Register7 :
Left ADC Summer Control
7
6
5
4
3
2
1
0
0
0
-
-
-
-
-
-
-MUTLA1 : Resetvalue: 0. Mute leftlineinput #1
of the ADC left summer. Setting this
bit to 0 mutesthe signal.
-MUTLA2 : Resetvalue: 0. Mute leftlineinput #2
of the ADC left summer. Setting this
bit to 0 mutesthe signal.
-MUTLA3 : Resetvalue: 0. Muteleft lineinput #3
of the ADC left summer. Setting this
bit to 0 mutesthe signal.
-MUTLAM : Resetvalue : 0. Mute leftmicrophone
input of the ADC left summer. Setting
this bit to 0 mutesthe signal.
-MUTLAP : Reset value : 0. Mute mono input of
the ADC left summer. Setting this bit
to 0 mutes the signal.
-MUTLAD : Reset value : 0. Mute left DAC signal
into theADC left summer.This signal
is the left DAC output of the codec
wrapped back around into the ADC
input summer. Setting this bit to 0
mutes the signal.
Index Register8 :
Right DAC SummerControl
7
6
5
4
3
2
1
0
0
0
-
-
-
-
-
-
-MUTRD1 : Reset value : 0. Mute right line input
#1 of the DAC right summer. Setting
this bit to 0 mutesthe signal.
-MUTRD2 : Reset value : 0. Mute right line input
#2 of the DAC right summer. Setting
this bit to 0 mutesthe signal.
-MUTRD3 : Reset value : 0. Mute right line input
#3 of the DAC right summer. Setting
this bit to 0 mutesthe signal.
-MUTRDM : Reset value : 0. Mute right
microphone input of the DAC right
summer.Settingthisbitto 0mutesthe
signal.
-MUTRDP : Reset value : 0. Mute mono input of
theDAC rightsummer.Settingthisbit
to 0 mutes the signal.
-MUTRDD : Resetvalue :0. MuterightDAC signal
goingintotheDACright summer.This
input is the main right DAC output of
thesigma-deltacodec.Settingthisbit
to 0 mutes the signal.
STLC7549
29/35
相關(guān)PDF資料
PDF描述
STLVD210B DIFFERENTIAL LVDS CLOCK DRIVER
STLVD210 DIFFERENTIAL LVDS CLOCK DRIVER
STLVD210BF DIFFERENTIAL LVDS CLOCK DRIVER
STLVD210BFR DIFFERENTIAL LVDS CLOCK DRIVER
STM1001 Reset Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC7550 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW POWER LOW VOLTAGE ANALOG FRONT END
STLC7550TQF7 功能描述:電信線路管理 IC Lo-V Analg Front-End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
STLC7550TQF7TR 功能描述:電信線路管理 IC Lo-V Analg Front-End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
STLC7550TQFP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW POWER LOW VOLTAGE ANALOG FRONT END
STLC75C53TQFP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*