參數(shù)資料
型號(hào)： STLC7549
廠商： 意法半導(dǎo)體
元件分類： Codec
英文描述： Stereo Audio/MODEM/Telephony Codec(立體聲音頻/調(diào)制解調(diào)器/電話編解碼器)
中文描述： 立體聲音頻/調(diào)制解調(diào)器/語音編解碼器（立體聲音頻/調(diào)制解調(diào)器/電話編解碼器）
文件頁數(shù)： 13/35頁
文件大?。?/td> 335K
代理商： STLC7549
3 - Input Gain and Output Gain Setting
Both input and output gain setting are internally
made on zero crossing of the analog signal to
minimize the ” zipper ” noise. The gain setting on
zero crossing of the analog signal is not available
in the preamplifier P. The gain change automat-
ically takes effect if zero crossing does not occur
within 512 frames. The 512 frames counter is in-
itializedby the registergain access.
4 - A/D and D/AConverters
4.1 - OffsetCancellation
Theinternal inputoffsetsare minimized byinternal
offsetcancellationcircuitry. The calibration proce-
dureis forcedbysettingbit0 orbit1 of Register19
to ”1”. The lengh of time required for calibrationis
1024 samples at the sampling frequency rate
(eg: FSx = 44.1kHz, T = 1024 * 1/FSx = 23ms).
When calibration is completed the bit 0 or bit 1 of
Register 19 is reset to ”0”. During calibration the
analog inputs are set to a high impedance state,
outputpathare reset, and the data valueat SOUT
arenot valid.
Calibration of all converters are lost during reset
operation, and no calibration is done after Reset
and Powerdown.
ADCoffsetisprincipalydependingof chiptempera-
ture.Itis advisedto waita whileat power-upbefore
proceedingto a calibration sequence,to allow the
chiptotake its typicaltemperature.Calibrationcan
also be made in case of saturation to minimize
distortion.
4.2 - Converter Saturation
ADCandDACconversionfullrangeis 1V
RMS
.Each
analog-to-digitalconverter is featured by an over-
flow flag. These flags are reflectedin serial output
#1 (bits 16, 17, 18 and 19) and can be cleared by
setting bit 0,1,2 and 3 in register 21.
When several lines are mixed, signals should be
attenuatedbefore mixing in order to provideto the
A/D converter a resulting summed signal within
1V
RMS
.
5 - QuadraphonicMode
The STLC7549 offers the possibility to play music
in quadraphonicmode.Thismode will allow you to
power your multimedia application by providing
surroundsoundusing RQ1(RightQuadraphonic1
output) and LQ1 (Left Quadraphonic 1 output)
along with the normal stereo outputs Lout1 and
Rout1.
FUNCTIONAL DESCRIPTION
(continued)
This mode is programmedby setting the bit MAM
(ModemAudioMode,Register20)andthebitMOR
(Modem Oversampling Ratio, register 20) to ”1”.
Thiswillcausethemodemcodecs#1and#2clocks
to be controlled from the audio master clock
MCLKA (11.2896MHz ) and to have the same
oversamplingratiothantheaudiopart.Themodem
master clockMCLKM will be ignored(see CLOCK
GENERATORDIAGRAM)(Figure 6) and synchro-
nization signals FSYNC1 and FSYNC2 will in
phase.
In this mode the FSA
to 44.1kHz (NDIV1 and NDIV0 of Register 20
equals zero so N=1). FSM will be equal to
MCLKA/4/64= 44.1kHz.
must be programmed
6 - AnalogInputs and Outputs
6.1- AudioAnalog Input
The audio analog input full scale is 1V
RMS
. Note
that compact dics player output levels is 2V
RMS
centeredaround analog ground. To preventeven-
tualdistortion,signalcomingfromCDplayershould
be externalyattenuatedby a resistivedivider.
All analog inputs must have an external capaci-
tanceas shownon Figure11.
6.2- AnalogAudioOutputs
Analogaudiooutputfullscaleis1V
RMS
centeredat
V
CMA
, and the minimum load must be 10k
. An
externalsingle pole smoothing filteris advicedfor
large bandpass speakers. Suggested filter is
shown on Figure 11.
STLC7549integrates sinx/x error correctorfilters.
1
μ
F
1
μ
F
10k
100pF
AGND
Line Output
Line Input
STLC7549
7
Figure 11
6.3 - Modem Interface
Suggested duplexors for Modem interface are
shown on Figures 12 and 13.
STLC7549
13/35
相關(guān)PDF資料
PDF描述
STLVD210B DIFFERENTIAL LVDS CLOCK DRIVER
STLVD210 DIFFERENTIAL LVDS CLOCK DRIVER
STLVD210BF DIFFERENTIAL LVDS CLOCK DRIVER
STLVD210BFR DIFFERENTIAL LVDS CLOCK DRIVER
STM1001 Reset Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STLC7550 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW POWER LOW VOLTAGE ANALOG FRONT END
STLC7550TQF7 功能描述:電信線路管理 IC Lo-V Analg Front-End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
STLC7550TQF7TR 功能描述:電信線路管理 IC Lo-V Analg Front-End RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
STLC7550TQFP 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW POWER LOW VOLTAGE ANALOG FRONT END
STLC75C53TQFP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*