- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382555 > STA450A (意法半導體) XMRADIO SDARS SERVICE LAYER & SOURCE DECODER PDF資料下載
參數(shù)資料
| 型號： | STA450A |
| 廠商： | 意法半導體 |
| 英文描述： | XMRADIO SDARS SERVICE LAYER & SOURCE DECODER |
| 中文描述： | XMRADIO衛(wèi)星數(shù)字收音機服務層 |
| 文件頁數(shù)： | 7/66頁 |
| 文件大?。?/td> | 439K |
| 代理商： | STA450A |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
7/66
STA450A
Table 1. Suggested CDEC clock divider/output rate correspondence.
The 432ms frame is divided in slots of 448 bytes; the minimum number af slots in a 432ms frame is 50, corre-
sponding to a Tslot of 8.64ms. The transmission is on bursts, whose duration can go from 299us up to 1.199ms
(refer to table 1) according to the clock divider factor selected in the STA400A.
An overview of the connection between the STA400A and the STA450A is given in Figure 4.
Figure 4. STA400A/STA450A Connection.
The synchronization process is started after a PCFS pulse is received through a Fast Interrupt port (pin 39). In
the case the PC Bitstream is stopped or the clock line is perturbed, the PCFS signal is used to reset the firmware
State Machine in the PC Bitsteam Interface (STA450A); this mechanism guarantees the start of the resync pro-
cess from a stable state.
The PC Bitstream Interface receives the data and fills the Header and the PC buffers; the Header buffer contains
the Header byte 1, the Header byte 2 and the Service preamble, the PC buffer contains the Payload channels
data.
1.2 STA450A Clocks Generation System
The STA450A Clocks generation System is shown in Figure 5: the 23.92MHz reference signal is entered in the
pin CLK_IN and is used to generate an internal system clock, with a System PLL, and an internal PCM clock,
with an Audio Fractional PLL .
A clock is made available at the output through the pin CLK_OUT.
MCLK (Hz)
Divider
F Out (Hz)
T Out (sec)
T Burst (sec)
23920000
2
11960000
8.361E-08
2.997E-04
4
5980000
1.672E-07
5.993E-04
6
3986667
2.508E-07
8.990E-04
8
2990000
3.344E-07
1.199E-03
CDEC
PCSD - DATA LINE
PCDC - CLOCK LINE
PCFS
TX/RX
SCLK
FAST IT
U
HEADER
BUFFER
PC
BUFFER
SERVICE
LAYER
DSP
DECRYPT
BUFFER
AUDIO
BUFFER
DATA
BUFFER
FAST IT
MFP -PLL SYNC
相關PDF資料 |
PDF描述 |
|---|---|
| STA508 | 40V 4.5A QUAD POWER HALF BRIDGE |
| STABP01 | GT 7C 7#16S SKT PLUG RTANG |
| STABP01D | GT 5C 5#16S SKT PLUG |
| STB10NA40 | N-Channel Enhancement Mode Fast Power MOS Transistor(N溝道增強模式快速功率MOSFET) |
| STB10NC50-1 | CAP OXI NIOB 47UF 10V 20% SMD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| STA4527 | 制造商:Motorola Inc 功能描述: |
| STA457C | 制造商:Sanken Electric Co Ltd 功能描述:Box |
| STA457C_06 | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:PNP + NPN Darlington H-bridge |
| STA458C | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:PNP+NPN H-bridge |
| STA460C | 制造商:Sanken Electric Co Ltd 功能描述:TRANSISTOR ARRAY W/DIO 制造商:ALLEGRO 功能描述:Array for Sink Drive with Built-in Avalanche Diode 制造商:Allegro MicroSystems LLC 功能描述:Array for Sink Drive with Built-in Avalanche Diode |
發(fā)布緊急采購，3分鐘左右您將得到回復。