- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382555 > STA450A (意法半導(dǎo)體) XMRADIO SDARS SERVICE LAYER & SOURCE DECODER PDF資料下載
參數(shù)資料
| 型號(hào)： | STA450A |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | XMRADIO SDARS SERVICE LAYER & SOURCE DECODER |
| 中文描述： | XMRADIO衛(wèi)星數(shù)字收音機(jī)服務(wù)層 |
| 文件頁(yè)數(shù)： | 10/66頁(yè) |
| 文件大?。?/td> | 439K |
| 代理商： | STA450A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
STA450A
10/66
According to the chosen oversampling factor, the following table permits to configure the dividers of the Audio PLL:
O_FAC
N
See also the register description.
1.3 PCM Output Interface
The decoded audio data can be output in serial PCM format.
The interface consists of the following signals:
SDO PCM Serial data output
SCKT PCM serial Clock Output
LRCKT Left/Right Channel Selection Clock
The output samples precision is selectable from 16 to 24 bits/word by setting the output precision (16, 18, 20
and 24bits) with the HOST_PCMCNF register; the same register is used to output data either with the most sig-
nificant bit first (MS) or least significant bit first (LS).
Figure 6 gives a description of the STA450A PCM Output Formats.
The SCKT signal is the bit clock for the serial output and is derived from the PCMCLK (OCLK) as in the following
formula:
SCKT = OCLK / 2*(HOST_PCMDIV + 1)
The number of bits to be transmitted to the DAC during one LRCKT clock period depends on the DAC precision
(16, 18, 20 or 24bits) and on the mode used to transmit the data (LRCKT_period equal to 16x2 or 32x2
SCKT_period - refer to figure 6).
The value of the HOST_PCMDIV register must be set accordingly to the previous consideration and to the DAC
Oversampling Factor (O_FAC).
– LRCKT_period = 16x2 SCKT_period
HOST_PCMDIV = (O_FAC/64) - 1
– LRCKT_period = 32x2 SCKT_period
HOST_PCMDIV = (O_FAC/128) - 1
See also the register description.
M
FRAC
X
Fs=48KHz family
256
1
15
28756
15
384
1
14
26959
9
512
1
15
28756
7
Fs=44.1KHz family
256
1
15
64948
17
384 (default)
1
14
37691
10
512
1
15
64948
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STA508 | 40V 4.5A QUAD POWER HALF BRIDGE |
| STABP01 | GT 7C 7#16S SKT PLUG RTANG |
| STABP01D | GT 5C 5#16S SKT PLUG |
| STB10NA40 | N-Channel Enhancement Mode Fast Power MOS Transistor(N溝道增強(qiáng)模式快速功率MOSFET) |
| STB10NC50-1 | CAP OXI NIOB 47UF 10V 20% SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STA4527 | 制造商:Motorola Inc 功能描述: |
| STA457C | 制造商:Sanken Electric Co Ltd 功能描述:Box |
| STA457C_06 | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:PNP + NPN Darlington H-bridge |
| STA458C | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:PNP+NPN H-bridge |
| STA460C | 制造商:Sanken Electric Co Ltd 功能描述:TRANSISTOR ARRAY W/DIO 制造商:ALLEGRO 功能描述:Array for Sink Drive with Built-in Avalanche Diode 制造商:Allegro MicroSystems LLC 功能描述:Array for Sink Drive with Built-in Avalanche Diode |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。