參數(shù)資料
型號: SST89C58-33-I-TQJE
廠商: SILICON STORAGE TECHNOLOGY INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PQFP44
封裝: LEAD FREE, TQFP-44
文件頁數(shù): 11/52頁
文件大?。?/td> 967K
代理商: SST89C58-33-I-TQJE
Data Sheet
FlashFlex51 MCU
SST89C54 / SST89C58
19
2004 Silicon Storage Technology, Inc.
S71131-04-000
6/04
4.0 FLASH MEMORY PROGRAMMING
The SST89C54/58 internal flash memory can be pro-
grammed or erased using the following two methods:
External host mode
In-Application Programming (IAP) mode
4.1 External Host Programming Mode
External Host Programming mode allows the user to pro-
gram the Flash memory directly without using the CPU.
External host mode is entered by forcing PSEN# from a
logic high to a logic low while RST input is being held con-
tinuously high. The device will stay in external host mode
as long as RST = “1” and PSEN# = “0”.
A Read-ID operation is necessary to “arm” the device, no
other external host mode command can be enabled until a
Read-ID is performed. In external host mode, the internal
Flash memory blocks are accessed through the re-
assigned I/O port pins (see Figure 4-1 for details) by an
external host, such as an MCU programmer, PCB tester or
a PC controlled development board.
When the chip is in the external host mode, Port 0 pins are
assigned to be the parallel data input and output pins. Port
1 pins are assigned to be the non-multiplexed low order
address bus signals for the internal flash memory (A7-A0).
The first six bits of Port 2 pins (P2[5:0]) are assigned to be
the non-multiplexed upper order address bus signals for
the internal flash memory (A13-A8) along with two of the
Port 3 pins (P3[5] as A15 and P3[4] as A14). Two upper
order Port 2 pins (P2[7] and P2[6]) and two upper order
Port 3 pins (P3[7] and P3[6]) along with RST, PSEN#, ALE/
PROG#, EA# pins are assigned as the control signal pins.
The Port 3 pin (P3[3]) is assigned to be the ready/busy sta-
tus signal, which can be used for handshaking with the
external host during a flash memory programming opera-
tion. The flash memory programming operation (Erase,
Program, Verify, etc.) is internally self-timed.
The insertion of an “arming” command prior to entering the
external host mode by utilizing the Read-ID operation pro-
vides additional protection for inadvertent writes to the
internal flash memory caused by a noisy or unstable sys-
tem environment during power-up or brown-out conditions.
The external host mode uses twelve (12) hardware com-
mands, which are decoded from the control signal pins, to
facilitate the internal flash memory erase, program and ver-
ify processes. The external host mode is enabled on the
falling edge of PSEN#. The external host mode commands
are enabled on the falling edge of ALE/PROG#. The list in
Table 4-1 outlines all the commands and the respective
control signal assignment.
TABLE
4-1: EXTERNAL HOST MODE COMMANDS
Operation
RST
PSEN#
ALE/
PROG#
EA#
P3[7]
P3[6]
P2[7]
P2[6]
P0[7:0]
P1[7:0]
P3[5:4]
P2[5:0]
Read-ID
VIH1
VIL
VIH
VIL
DO
AL
AH
Chip-Erase
VIH1
VIL
1
1. Symbol
signifies a negative pulse and the command is asserted during the low state of ALE/PROG# input.
All other combinations of the above input pins are invalid and may result in unexpected behaviors.
VIL = Input Low Voltage; VIH = Input High Voltage; VIH1 = Logic High Level (RST); X = Don’t care; AL = Address low order byte; AH = Address
high order byte; DI = Data Input; DO = Data Output; A[15:12] = 0xxxb for Block 0 (SST89C58), A[15:12] = 00xxb for Block 0 (SST89C54),
and A[15:12] = “1111b” for Block 1.
VIH
VIL
VIH
XX
X
Block-Erase
VIH1
VIL
VIH
VIL
VIH
X
A[15:12]
Sector-Erase
VIH1
VIL
VIH
VIL
VIH
XAL
AH
Byte-Program
VIH1
VIL
VIH
VIL
DI
AL
AH
Burst-Program
VIH1
VIL
VIH
VIL
VIH
VIL
DI
AL
AH
Byte-Verify (Read)
VIH1
VIL
VIH
VIL
DO
AL
AH
Prog-SB1
VIH1
VIL
VIH
XX
X
Prog-SB2
VIH1
VIL
VIH
VIL
VIH
XX
X
Prog-SB3
VIH1
VIL
VIH
VIL
VIH
VIL
VIH
XX
X
Prog-RB0
VIH1
VIL
VIH
VIL
XX
X
Prog-RB1
VIH1
VIL
VIH
VIL
VIH
XX
X
T4-1.5 1131
相關(guān)PDF資料
PDF描述
SST89E516RD-40-C-QIF 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, QCC40
SST89E516RD2-40-C-NJE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44
SST89E52RD-40-C-PI 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PDIP40
SST89V58RD-33-C-PI 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40
SST89V58RD-33-I-PIE 8-BIT, FLASH, 33 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SST89C58RC-40-C-QIF 功能描述:8位微控制器 -MCU 34K (32Kx8K) SM-Bus 40MHz 2.7-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
SST89C58RC-40-C-QIF-T 功能描述:8位微控制器 -MCU 4.5-5.5V FlashFlex 8b 8051 Microctrl RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
SST89C58RC-40-I-NJE 制造商:Microchip Technology Inc 功能描述:8 BIT MICROCONTROLLER WITH 40K - Rail/Tube 制造商:Microchip Technology Inc 功能描述:Microchip SST89C58RC-40-I-NJE Microcontrollers (MCU)
SST89C58RC-40-I-QIF 功能描述:8位微控制器 -MCU 40K (32Kx8K) SM-Bus 40MHz 2.7-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
SST89C58RC-40-I-TQJE 功能描述:8位微控制器 -MCU 40K (32Kx8K) SM-Bus 40MHz 2.7-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT