參數(shù)資料
型號: SAH-C515A-4R
廠商: INFINEON TECHNOLOGIES AG
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
封裝: METRIC, PLASTIC, QFP-80
文件頁數(shù): 36/182頁
文件大?。?/td> 1917K
代理商: SAH-C515A-4R
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁
Semiconductor Group
7-9
1997-08-01
Interrupt System
C515A
The timer 2 interrupt is generated by the logical OR of bit TF2 in register T2CON and bit EXF2 in
register IRCON. Neither of these flags is cleared by hardware when the service routine is vectored
to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the
interrupt, and the bit will have to be cleared by software.
The A/D converter interrupt is generated by IADC bit in register IRCON. If an interrupt is
generated, in any case the converted result in ADDAT is valid on the first instruction of the interrupt
service routine. lf continuous conversion is established, IADC is set once during each conversion.
lf an A/D converter interrupt is generated, flag IADC will have to be cleared by software.
The external interrupts 4 to 6 (INT4, INT5, INT6) are positive transition-activated. The flags that
actually generate these interrupts are bits IEX4, IEX5, and IEX6 in register IRCON. In addition,
these flags will be set if a compare event occurs at the corresponding output pin P1.1/ INT4/CC1,
P1.2/INT5/CC2, and P1.3/INT6/CC3, regardless of the compare mode established and the
transition at the respective pin. When an interrupt is generated, the flag that generated it is cleared
by the on-chip hardware when the service routine is vectored to.
All of these interrupt request bits that generate interrupts can be set or cleared by software, with the
same result as if they had been set or cleared by hardware. That is, interrupts can be generated or
pending interrupts can be cancelled by software. The only exceptions are the request flags IE0 and
lE1. lf the external interrupts 0 and 1 are programmed to be level-activated, IE0 and lE1 are
controlled by the external source via pin INT0 and INT1, respectively. Thus, writing a one to these
bits will not set the request flag IE0 and/or lE1. In this mode, interrupts 0 and 1 can only be
generated by software and by writing a 0 to the corresponding pins INT0 (P3.2) and INT1 (P3.3),
provided that this will not affect any peripheral circuit connected to the pins.
相關(guān)PDF資料
PDF描述
SAH-C515C-LM 8-BIT, 10 MHz, MICROCONTROLLER, PQFP80
SAH-XC2210U-8F66R 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PDSO38
SAH-XC2387A-104F80L 16-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
SAH-XC2387C-200F100L 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
SAH-XC2387C-136F100L 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAH-C517A 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-bit CMOS MICROCONTROLLER
SAHC684M50R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAHC685M20R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAHD106M25R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAHD155M50R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors