參數(shù)資料
型號: SAH-C515A-4R
廠商: INFINEON TECHNOLOGIES AG
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
封裝: METRIC, PLASTIC, QFP-80
文件頁數(shù): 104/182頁
文件大?。?/td> 1917K
代理商: SAH-C515A-4R
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁當(dāng)前第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁
Semiconductor Group
3-9
1997-08-01
Memory Organization
C515A
The register XPAGE provides the upper address byte for accesses to XRAM with MOVX @Ri
instructions. If the address formed by XPAGE and Ri points outside the XRAM address range, an
external access is performed. For the C515A the content of XPAGE must be FCH - FFH in order to
use the XRAM.
The software has to distinguish two cases, if the MOVX @Ri instructions with paging shall be used :
a) Access to XRAM :
The upper address byte must be written to XPAGE or P2;
both writes select the XRAM address range.
b) Access to external memory :
The upper address byte must be written to P2; XPAGE will be
automatically loaded with the same address in order to deselect
the XRAM.
3.4.4
Reset Operation of the XRAM
The contents of the XRAM are not affected by a reset. After power-up the contents are undefined,
while they remain unchanged during and after a reset as long as the power supply is not turned off.
If a reset occurs during a write operation to XRAM, the content of a XRAM memory location
depends on the cycle in which the active reset signal is detected (MOVX is a 2-cycle instruction):
Reset during 1st cycle : The new value will not be written to XRAM. The old value is not affected.
Reset during 2nd cycle : The old value in XRAM is overwritten by the new value.
3.4.5 Behaviour of Port 0 and Port 2
The behaviour of port 0 and port 2 during a MOVX access depends on the control bits in register
SYSCON and on the state of pin EA. The table 3-1 lists the various operating conditions. It shows
the following characteristics:
a) Use of P0 and P2 pins during the MOVX access.
Bus : The pins work as external address/data bus. If (internal) XRAM is accessed, the data
written to the XRAM/ can be seen on the bus in debug mode.
I/0 :
The pins work as Input/Output lines under control of their latch.
b) Activation of the RD and WR pin during the access.
c) Use of internal (XRAM) or external XDATA memory.
The shaded areas describe the standard operation as each C500 microcontroller device without on-
chip XRAM behaves.
相關(guān)PDF資料
PDF描述
SAH-C515C-LM 8-BIT, 10 MHz, MICROCONTROLLER, PQFP80
SAH-XC2210U-8F66R 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PDSO38
SAH-XC2387A-104F80L 16-BIT, FLASH, 80 MHz, RISC MICROCONTROLLER, PQFP144
SAH-XC2387C-200F100L 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
SAH-XC2387C-136F100L 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAH-C517A 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-bit CMOS MICROCONTROLLER
SAHC684M50R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAHC685M20R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAHD106M25R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors
SAHD155M50R501 制造商:SHARMA 制造商全稱:Sharma Electro Components,Inc 功能描述:Tantalum Capacitors