參數(shù)資料
型號(hào)： S29GL256N10FFI010
廠商： SPANSION LLC
元件分類： PROM
英文描述： MirrorBit Flash Family
中文描述： 16M X 16 FLASH 3V PROM, 100 ns, PBGA64
封裝： 13 X 11 MM, LEAD FREE, FBGA-64
文件頁(yè)數(shù)： 50/95頁(yè)
文件大小： 3781K
代理商： S29GL256N10FFI010
54
S29GL-N
S29GL-N_00_B8 May 30, 2008
Da ta
Sh e e t
Figure 9.3 Program Suspend/Program Resume
9.7
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock
cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase
command, which in turn invokes the Embedded Erase algorithm. The device does not require the system to
preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire
memory for an all zero data pattern prior to electrical erase. The system is not required to provide any
controls or timings during these operations. Table 9.1 on page 60 and Table 9.3 on page 62 show the
address and data requirements for the chip erase command sequence.
When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no
longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2.
Refer to Write Operation Status on page 64 for information on these status bits.
Any commands written during the chip erase operation are ignored, including erase suspend commands.
However, note that a hardware reset immediately terminates the erase operation. If that occurs, the chip
erase command sequence should be reinitiated once the device has returned to reading array data, to ensure
data integrity.
Figure 9.4 on page 55 illustrates the algorithm for the erase operation. Note that the Secured Silicon
Sector, autoselect, and CFI functions are unavailable when an erase operation in is progress. Refer to
Program Operation
or Write-to-Buffer
Sequence in Progress
Write Program Suspend
Command Sequence
Command is also valid for
Erase-suspended-program
operations
Autoselect and SecSi Sector
read operations are also allowed
Data cannot be read from erase- or
program-suspended sectors
Write Program Resume
Command Sequence
Read data as
required
Done
reading?
No
Yes
Write address/data
XXXh/30h
Device reverts to
operation prior to
Program Suspend
Write address/data
XXXh/B0h
Wait 15
μs
相關(guān)PDF資料
PDF描述
S29GL256N80FAI010 MirrorBit Flash Family
S29GL256N80FFI010 MirrorBit Flash Family
S29GL256N80FFI013 MirrorBit Flash Family
S29JL032H90TAI223 2M X 16 FLASH 3V PROM, 90 ns, PDSO48
S29WS064N0PBAW011 256/128/64 MEGABIT CMOS 1.8 VOLT ONLY SIMULTANEOUS READ/WRITE BURST MODE FLASH MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29GL256N10FFI012 制造商:Spansion 功能描述:Flash - NOR IC
S29GL256N10FFI020 制造商:Spansion 功能描述:NOR Flash Parallel 3V/3.3V 256Mbit 32M/16M x 8bit/16bit 100ns 64-Pin Fortified BGA Tray 制造商:Spansion 功能描述:MIRRORBIT FLASH 256MB SMD 29LV256
S29GL256N10TFI010 功能描述:IC FLASH 制造商:cypress semiconductor corp 系列:GL-N 包裝:托盤(pán) 零件狀態(tài):在售 存儲(chǔ)器類型:非易失 存儲(chǔ)器格式:閃存 技術(shù):FLASH - NOR 存儲(chǔ)容量:256Mb （32M x 8，16M x 16） 寫(xiě)周期時(shí)間 - 字，頁(yè):100ns 訪問(wèn)時(shí)間:100ns 存儲(chǔ)器接口:并聯(lián) 電壓 - 電源:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:56-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商器件封裝:56-TSOP 標(biāo)準(zhǔn)包裝:91
S29GL256N11FAI010 制造商:Spansion 功能描述:Flash Mem Parallel 3V/3.3V 256M-Bit 32M x 8/16M x 16 110ns 64-Pin Fortified BGA Tray
S29GL256N11FAIIH2 制造商:Spansion 功能描述:S29GL256N11FAIIH2 - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*