
22 Remote Controller (REMC)
S1C17003 TECHNICAL MANUAL
EPSON
22-15
0x5346: REMC Interrupt Control Register (REMC_INT)
Register name Address
Bit
Name
Function
Setting
Init. R/W
Remarks
REMC Interrupt
Control Register
(REMC_INT)
0x5346
(16 bits)
D15–11 –
reserved
–
0 when being read.
D10
REMFIF
Falling edge interrupt flag
1 Cause of
interrupt
occurred
0 Cause of
interrupt not
occurred
0
R/W Reset by writing 1.
D9
REMRIF
Rising edge interrupt flag
0
R/W
D8
REMUIF
Underflow interrupt flag
0
R/W
D7–3 –
reserved
–
0 when being read.
D2
REMFIE
Falling edge interrupt enable
1 Enable
0 Disable
0
R/W
D1
REMRIE
Rising edge interrupt enable
1 Enable
0 Disable
0
R/W
D0
REMUIE
Underflow interrupt enable
1 Enable
0 Disable
0
R/W
This register indicates the occurrence status of interrupt factors arising from data length counter underflow, input
signal rising edge, or input signal falling edge. When an REMC interrupt occurs, the interrupt flag in this register
should be inspected to identify the interrupt factor.
Setting the corresponding interrupt enable bit to 1 sets the interrupt flag to 1 when a data length counter underflow,
input signal rising edge, or input signal falling edge occurs. The REMC outputs an interrupt request signal to the
ITC at the same time, which sets the REMC interrupt flag to 1 within the ITC and generates an interrupt if the ITC
and S1C17 core interrupt conditions are met.
Note: To prevent interrupt recurrences, the REMC module interrupt flag must be reset within the
interrupt processing routine following an REMC interrupt.
To prevent generating unnecessary interrupts, reset the interrupt flag before permitting
interrupts by the interrupt enable bit.
D[15:11] Reserved
D10
REMFIF: Falling Edge Interrupt Flag
Interrupt flag indicating the falling edge interrupt occurrence status.
1(R):
Interrupt factor present
0(R):
No interrupt factor (default)
1(W):
Reset flag
0(W):
Disabled
Setting REMFIE (D2/REMC_IMSK register) to 1 sets SIF1 to 1 at the input signal falling edge.
D9
REMRIF: Rising Edge Interrupt Flag
Interrupt flag indicating the rising edge interrupt factor occurrence status.
1(R):
Interrupt factor present
0(R):
No interrupt factor (default)
1(W):
Reset flag
0(W):
Disabled
Setting REMRIF (D1/REMC_IMSK register) to 1 sets REMRIE to 1 at the input signal falling edge.
D8
REMUIF: Underflow Interrupt Flag
Interrupt flag indicating the underflow interrupt factor occurrence status.
1(R):
Interrupt factor present
0(R):
No interrupt factor (default)
1(W):
Reset flag
0(W):
Disabled
Setting REMUIE (D1/REMC_IMSK register) to 1 sets REMUIF to 1 when a data length counter
underflow occurs.
D[7:3]
Reserved
D2
REMFIE: Falling Edge Interrupt Enable Bit
Permits or blocks input signal falling edge interrupts.
1 (R/W): Interrupt permitted
0 (R/W): Interrupt prohibited (default)
REMC