- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382396 > PNX8526 (NXP Semiconductors N.V.) Programmable source decoder with integrated peripherals PDF資料下載
參數(shù)資料
| 型號： | PNX8526 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Programmable source decoder with integrated peripherals |
| 中文描述： | 可編程集成外設(shè)源解碼器 |
| 文件頁數(shù)： | 19/59頁 |
| 文件大?。?/td> | 3319K |
| 代理商： | PNX8526 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
Philips Semiconductors
PNX8526
Programmable Source Decoder with Integrated Peripherals
Preliminary data
Rev. 01 – 6 October 2003
19 of 59
9397 750 11715
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
PHY_LREQ
B5
1394
O
Used by the link to make bus requests and to access PHY registers.
This is a serial bus. A train of pulses is sent on this signal.
Data Plus Bit 0
PHY Control Bit 1. Indicates the mode for data on the Din port.
PHY Data Bit 3. Data is expected on pins 3:0 for 200 MB packets.
PHY Data Bit 7. Data is expected on pins 7:0 for 400 MB packets.
Memory Data Bit 01
Memory Data Bit 05
Memory Data Bit 08
Memory Data Bit 12
SDRAM Control Bit 2
Memory Data Bit 19
Memory Data Bit 23
Memory Data Bit 27
Memory Data Bit 30
Memory Clock
Memory Address Bit 1
Memory Address Bit 10
SDRAM Bank Select
EDODRAM Row Address Strobe
Memory Write Enable
System Ground
System Ground
PR3940 Debug Port Mode Select
PLL Reference Crystal Input
PR3940 Debug Port Clock
General Purpose Input/Output Bit 0
General Purpose Input/Output Bit 3
Data Minus Bit 0
PHY Control Bit 0. Indicates the mode for data on the Din port.
PHY Data Bit 1. Data is expected on pins 1:0 for 100 MB packets.
PHY Data Bit 5. Data is expected on pins 7:0 for 400 MB packets.
Memory Data Bit 00
Memory Data Bit 02
Memory Data Bit 07
Memory Data Bit 11
Memory Data Bit 16
Memory Data Bit 18
Memory Data Bit 22
Memory Data Bit 26
Memory Data Bit 29
USB_DP[0]
PHY_CTL[1]
PHY_D[3]
PHY_D[7]
MD[01]
MD[05]
MD[08]
MD[12]
MDQM[2]
MD[19]
MD[23]
MD[27]
MD[30]
MCLK[0]
MA[1]
MA[10]
MBA[0]
MRAS
MWE
V
SS
V
SS
DBG_TMS
XTALI
DBG_TCK
GPIO[0]
GPIO[3]
USB_DM[0]
PHY_CTL[0]
PHY_D[1]
PHY_D[5]
MD[00]
MD[02]
MD[07]
MD[11]
MD[16]
MD[18]
MD[22]
MD[26]
MD[29]
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
C1
C2
C3
C4
C5
C6
C7
C8
C9
C10
C11
C12
C13
C14
C15
C16
C17
C18
USB
1394
1394
1394
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
PWR
PWR
TEST
PLL
TEST
GPIO
GPIO
USB
1394
1394
1394
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
MMI
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
-
-
I
I
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Table 16:
Symbol
All pins
…continued
Pin
Group
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PNX8526EH | Programmable source decoder with integrated peripherals |
| PPC5001T | NPN microwave power transistor |
| PRLL4001 | Rectifiers |
| PRLL4002 | Rectifiers |
| PRLL5817 | Hall-Effect Switches for Automotive, Industrial and Consumer Applications; Package: PG-SSO-3; Target Application: Automotive; Type: Bipolar Switch; Chopped Hall Technology: no; Interface: open collector; Direction Detection: no |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PNX8526EH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Programmable source decoder with integrated peripherals |
| PNX8932E/M101S5 LP | 制造商:Entropic 功能描述:IC |
| PNX8935E/M101S4,557 | 制造商:NXP Semiconductors 功能描述: |
| PNX8935E/M101S5,55 | 制造商:Entropic Communications 功能描述:NR5288054557-RH1 制造商:NXP Semiconductors 功能描述:PNX8935E/BGA432/TRAYDPM//M101S |
| PNX8935E1/M101S1SP | 制造商:Trident Microsystems, Ltd. 功能描述:TTMPNX8935E1/M101S1SP CONNECTED MEDIA PR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。