- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383727 > OX16PCI952 (Electronic Theatre Controls, Inc.) Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface PDF資料下載
參數(shù)資料
| 型號： | OX16PCI952 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| 中文描述： | 集成高性能的雙UART，并行端口和5.0V PCI接口 |
| 文件頁數(shù)： | 52/76頁 |
| 文件大小： | 1386K |
| 代理商： | OX16PCI952 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
DataSheet Revision 1.1
Page 52
OX16PCI952
OXFORD SEMICONDUCTOR LTD.
8 B
I
-
DIRECTIONAL
P
ARALLEL
P
ORT
8.1
Operation and Mode selection
The OX16PCI952 offers a compact, low power, IEEE-1284
compliant hostinterface parallel port, designed to interface
to many peripherals such as printers, scanners and
external drives. It supports compatibility modes, SPP,
NIBBLE, PS2, EPP and ECP modes. The register set is
compatible with the Microsoft
register definition.
The systemcan access the parallel port registers via two
blocks of I/O space as defined by 2 BARs (Base Address
Registers) in the PCI Configuration space of function
1(dual-mode device operation only). BAR0 (8-bytes of I/O
space) contains the address of the basic parallel port
registers and BAR1 (4-bytes of I/O space) contains the
address of the upper (extended) registers. These register
blocks are referred to as the ‘lower block’ and ‘upper block’,
respectively, in this section.
If the upper block is located at an address 0x400 above the
lower block, as shown below, then generic PC parallel port
device drivers can be used to configure the port, as the
addressable registers of legacy parallel ports always have
this relationship.
BAR0 = 0x00000379 (8 bytes of I/O at address 0x378)
BAR1 = 0x00000779 (4 bytes of I/O at address 0x778)
If this relationship is not used, then a customdriver will be
needed.
8.1.1
SPP mode
SPP (outputonly) mode is the standard implementation of
a simple parallel port, and is the default mode of the
OX16PCI952 following a reset.
In this mode, the parallel port data lines (PD[7:0] lines)
always drive the value written to the PDR register. All data
transfers are done under software control using the
registers DCR and DSR. Input must be performed in nibble
mode.
Generic device driver-software may use the address in I/O
space defined by BAR0 (of function 1) to access these
parallel port registers.
8.1.2
PS2 mode
This mode is also referred to as bi-directional or compatible
parallel port. To use the PS2 mode, the mode field of the
Extended Control Register (ECR[7:5]) must be set to ‘001’,
using the negotiation steps as defined by the IEEE1284
specification.
PS2 operation is simlar to SPP mode but, in this mode,
directional control of the parallel port data lines (PD[7:0]) is
possible by setting & clearing DCR[5], the data direction
bit.
8.1.3
EPP mode
To use the Enhanced Parallel Port (‘EPP’) mode, the mode
field of the Extended Control Register (ECR[7:5]) must be
set to ‘100’ using the negotiation steps as defined by the
IEEE1284 specification
The EPP address and data port registers are compatible
with the IEEE 1284 definition. A write or read to one of the
EPP port registers is passed through the parallel port to
access the external peripheral.
In EPP mode, the STB# INIT# AFD#AND SLIN#pins
change fromopen-drain outputs to active push-pull (totem
pole) drivers (as required by IEEE 1284) and the pins
ACK#, AFD#, BUSY, SLIN# and STB# are redefined as
INTR# DATASTB# WAIT# ADDRSTB# and WRITE#
respectively.
An EPP port access begins with the host reading or writing
to one of the EPP port registers. The device automatically
buffers the data between the I/O registers and the parallel
port depending on whether it is a read or a write cycle.
When the peripheral is ready to complete the transfer it
takes the WAIT#status line high. This allows the host to
complete the EPP cycle.
If a faulty or disconnected peripheral failed to respond to an
EPP cycle the host would never see a rising edge on
WAIT# and subsequently lock up. A builtin time-out facility
is provided in order to prevent this fromhappening. It uses
a fixed internal timer which aborts the EPP cycle and sets a
flag in the DSR register to indicate the condition. When the
parallel port is not in EPP mode the timer is switched off to
reduce current consumption. The host time-out period is
10
μ
s as specified with the IEEE-1284 specification.
The register set is compatible with the Microsoft
register
definition. Assumng that the upper block is located 400h
above the lower block, the EPP registers are found at
offset 000-007h and 400-402h.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OX16PCI952-TQFP-A | Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI954 | Integrated Quad UART and PCI interface |
| OX16PCI954-TQC60-A | Integrated Quad UART and PCI interface |
| OX4240 | OCXO |
| OX1040 | OCXO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OX16PCI952_05 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI952-TQAG | 制造商:PLX Technology 功能描述: 制造商:Oxford Semiconductor 功能描述:IC PCI BRIDGE DUAL PORT UART SMD |
| OX16PCI952-TQC60-A | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI952-TQFP-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI954 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。