- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383727 > OX16PCI952 (Electronic Theatre Controls, Inc.) Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface PDF資料下載
參數(shù)資料
| 型號： | OX16PCI952 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| 中文描述： | 集成高性能的雙UART，并行端口和5.0V PCI接口 |
| 文件頁數(shù)： | 32/76頁 |
| 文件大?。?/td> | 1386K |
| 代理商： | OX16PCI952 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
DataSheet Revision 1.1
Page 32
OX16PCI952
OXFORD SEMICONDUCTOR LTD.
Register
Name
SPR
Offset
10
R/W
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Indexed Control Register Set
ICR
Read
Enable
Level
Enable
ACR
0x00
R/W
Addit-
ional
Status
Enable
950
Trigger
DTR definition and
control
Auto
DSR
Flow
Control
Enable
Tx
Disable
Rx
Disable
CPR
0x01
R/W
5 Bit “integer” part of
clock prescaler
Unused
3 Bit “fractional” part of
clock prescaler
4 Bit N-times clock
selection bits [3:0]
0
TCR
0x02
R/W
CKS
0x03
R/W
Tx 1x
Mode
Unused
Tx CLK
Select
BDOUT
on DTR
DTR 1x
Tx CLK
Rx 1x
Mode
Receiver
Clock Sel[1:0]
TTL
0x04
R/W
Transmtter Interrupt Trigger Level (0-127)
RTL
0x05
R/W
Unused
Receiver Interrupt Trigger Level (1-127)
FCL
0x06
R/W
Unused
Automatic Flow Control Lower Trigger Level (0-127)
FCH
0x07
R/W
Unused
Automatic Flow Control Higher Trigger level (1-127)
ID1
0x08
R
Hardwired ID byte 1 (0x16)
ID2
0x09
R
Hardwired ID byte 1 (0xC9)
ID3
0x0A
R
Hardwired ID byte 1 (0x50)
REV
0x0B
R
Hardwired revision byte (0x04)
CSR
0x0C
W
Writing 0x00 to this register will
reset the UART (Except the CKS and CKA registers)
9
th
Bit
SChar 4
SChar 3
SIN
wakeup
disable
Disable
FCR[5]
FCR[4]
Unused
NMR
0x0D
R/W
Unused
9
th
Bit
9
th
Bit
SChar 2
DCD
Wakeup
disable
FCR[3]
9
th
Bit
SChar 1
Trailing
RI edge
disable
FCR[2]
9
th
-bit Int.
En.
DSR
Wakeup
disable
FCR[1]
9 Bit
Enable
CTS
Wakeup
disable
FCR[0]
Good
Data
Status
RxRdy
status
( R )
MDM
0x0E
R/W
0
0
Modem
Wakeup
RFC
GDS
0X0F
0X10
R
R
FCR[7]
FCR[6]
DMS
0x11
R/W
Force
TxRdy
inactive
Force
RxRdy
inactive
Unused
TxRdy
status
( R )
PIDX
CKA
0x12
0x13
R
Hardwired Port Index ( 0x00 )
R/W
Unused
Invert
DTR
signal
Invert
internal
tx clock
Invert
internal
rx clock
Table 12: Indexed Control Register Set
Note 10: The SPR offset column indicates the value that must be written into SPR prior to reading / writing any of the Indexed Control Registers via ICR.
Offset values not listed in the table are reserved for future use and must not be used.
To read or write to any of the Indexed Controlled Registers use the following procedure:
Writing to ICR registers:
Ensure that the last value written to LCR was not 0xBF (reserved for 650 compatible register access value).
Write the desired offset to SPR (address 111b).
Write the desired value to ICR (address 101b).
相關PDF資料 |
PDF描述 |
|---|---|
| OX16PCI952-TQFP-A | Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI954 | Integrated Quad UART and PCI interface |
| OX16PCI954-TQC60-A | Integrated Quad UART and PCI interface |
| OX4240 | OCXO |
| OX1040 | OCXO |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| OX16PCI952_05 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI952-TQAG | 制造商:PLX Technology 功能描述: 制造商:Oxford Semiconductor 功能描述:IC PCI BRIDGE DUAL PORT UART SMD |
| OX16PCI952-TQC60-A | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI952-TQFP-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| OX16PCI954 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。