參數(shù)資料
型號: OR4E4
廠商: Lineage Power
英文描述: Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
中文描述: 現(xiàn)場可編程門陣列(現(xiàn)場可編程門陣列)
文件頁數(shù): 89/132頁
文件大?。?/td> 2667K
代理商: OR4E4
Lucent Technologies Inc.
89
Preliminary Data Sheet
August 2000
ORCA Series 4 FPGAs
Ball
Bank
Pad
Function
Pair*
Differential
AC14
AD16
Y3
AD2
AD5
AF10
L1
P4
T3
A1
A2
A26
AC13
AC18
AC23
AC4
AC8
AD24
AD3
AE1
AE2
AE25
AF1
AF25
AF26
B2
B25
B26
C24
C3
D14
BC
BC
BL
BL
BL
BL
CL
CL
CL
TL
TL
TL
TL
TL
TL
TL
TL
TL
CL
CL
CL
CL
CL
CL
CL
CL
BL
BL
BL
BL
BL
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
V
SS
Pin Information
(continued)
Table 44. OR4E6 352-Pin PBGA Pinout
(continued)
* Differential pairs and physical locations are numbered within each bank (e.g., L19C_A0 is ninteenth pair in an associated bank). The C indi-
cates complementary differential whereas a T indicates true differential. The _A0 indicates the physical location is adjacent balls in either hor-
zontal/vertical direction. Other physical indicators are as follows:
_A1 indicates one ball between pairs.
_A2 indicates two balls between pairs.
_D0 indicates balls are diagonally adjacent.
_D1 indicates diagonally adjacent separated by one physical ball.
相關(guān)PDF資料
PDF描述
OR4E6 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
ORT4622 Field-Programmable System Chip (FPSC) Four Channel x 622 Mbits/s Backplane Transceiver(現(xiàn)場可編程系統(tǒng)芯片(四通道x 622 M位/秒背板收發(fā)器))
ORT8850 Field-Programmable System Chip(現(xiàn)場可編程系統(tǒng)芯片)
OS8740230 Si Optical Receiver, 40 - 870MHz, 225mA max. @ 24VDC
OSC-1A0 Ultra Miniature TCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E4-1BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-1BA416 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-1BC432 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-1BM680 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-2BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA