參數(shù)資料
型號: OR4E4
廠商: Lineage Power
英文描述: Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
中文描述: 現(xiàn)場可編程門陣列(現(xiàn)場可編程門陣列)
文件頁數(shù): 125/132頁
文件大?。?/td> 2667K
代理商: OR4E4
Lucent Technologies Inc.
125
Preliminary Data Sheet
August 2000
ORCA Series 4 FPGAs
Ball
Bank
Pad
Function
Pair*
Differential
Y16
Y17
Y18
Y19
AA16
AA17
AA18
AA19
AB16
AB17
AB18
AB19
A3
B3
C1
C2
C4
D3
E5
A11
A17
A19
A24
C12
C15
C20
C23
A32
B32
C31
C33
C34
BL
BL
BL
BL
BL
BL
CL
CL
CL
CL
CL
CL
TL
TL
TL
TL
TL
TL
TL
TC
TC
TC
TC
TC
TC
TC
TC
TR
TR
TR
TR
TR
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
15
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
V
DD
IO
Pin Information
(continued)
Table 46. OR4E6 680-Pin PBGAM Pinout
(continued)
* Differential pairs and physical locations are numbered within each bank (e.g., L19C_A0 is ninteenth pair in an associated bank). The C indi-
cates complementary differential whereas a T indicates true differential. The _A0 indicates the physical location is adjacent balls in either hor-
zontal/vertical direction. Other physical indicators are as follows:
_A1 indicates one ball between pairs.
_A2 indicates two balls between pairs.
_D0 indicates balls are diagonally adjacent.
_D1 indicates diagonally adjacent separated by one physical ball.
相關(guān)PDF資料
PDF描述
OR4E6 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
ORT4622 Field-Programmable System Chip (FPSC) Four Channel x 622 Mbits/s Backplane Transceiver(現(xiàn)場可編程系統(tǒng)芯片(四通道x 622 M位/秒背板收發(fā)器))
ORT8850 Field-Programmable System Chip(現(xiàn)場可編程系統(tǒng)芯片)
OS8740230 Si Optical Receiver, 40 - 870MHz, 225mA max. @ 24VDC
OSC-1A0 Ultra Miniature TCXO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E4-1BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-1BA416 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-1BC432 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-1BM680 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E4-2BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA