- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > OR3TP12 Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | OR3TP12 |
| 英文描述： | Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface |
| 中文描述： | 現(xiàn)場可編程系統(tǒng)芯片（促進(jìn)文化基金）嵌入式主/目標(biāo)PCI接口 |
| 文件頁數(shù)： | 104/128頁 |
| 文件大小： | 2450K |
| 代理商： | OR3TP12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁當(dāng)前第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
ORCAOR3TP12 FPSC
Embedded Master/Target PCI Interface
Data Sheet
March 2000
104
L Lucent Technologies Inc.
Table 41. FPGA Common-Function Pin Descriptions
(continued)
Symbol
I/O
Description
Special-Purpose Pins
(continued)
MPI_IRQ
O
I/O
O
I/O
O
MPI active-low interrupt request output.
If the MPI is not in use, this is a user-programmable I/O.
PowerPC mode MPI burst inhibit output.
If the MPI is not in use, this is a user-programmable I/O.
In PowerPCmode MPI operation, this is the active-high transfer acknowledge (TA) out-
put. For i960MPI operation, it is the active-low ready/record (RDYRCV) output.
If the MPI is not in use, this is a user-programmable I/O.
In PowerPCmode MPI operation, this is the active-low write/ active-high read control
signals. For i960operation, it is the active-high write/active-low read control signal.
If the MPI is not in use, this is a user-programmable I/O.
This is the clock used for the synchronous MPI interface. For PowerPC it is the CLK-
OUT signal. For i960 it is the system clock that is chosen for the i960 external bus inter-
face.
If the MPI is not in use, this is a user-programmable I/O.
For PowerPCoperation, these are the PowerPCaddress inputs. The address bit map-
ping (in PowerPCFPGA notation) is A[31]/A[0], A[30]/A[1], A[29]/A[2], A[28]/A[3], A[27]/
A[4]. Note that A[27]/A[4] is the MSB of the address. The A[4:2] inputs are not used in
i960 MPI mode.
If the MPI is not in use, this is a user-programmable I/O.
MPI_BI
MPI_ACK
MPI_RW
I
I/O
I
MPI_CLK
I/O
I
A[4:0]
I/O
I
A[1:0]/MPI_BE[1:0]
For i960 operation, MPI_BE[1:0] provide the i960byte enable signals,
be[1:0]
, that are
used as address bits A[1:0] in i960byte-wide operation.
During Master parallel, peripheral, and slave parallel configuration modes, D[7:0]
receive configuration data, and each pin has a pull-up enabled. During serial configura-
tion modes, D0 is the DIN input. D[7:0] are also the data pins for PowerPC microproces-
sor mode and the address/data pins for i960microprocessor mode.
After configuration, the pins are user-programmable I/O pins.*
During slave serial or Master serial configuration modes, DIN accepts serial configura-
tion data synchronous with CCLK. During parallel configuration modes, DIN is the D0
input. During configuration, a pull-up is enabled.
After configuration, this pin is a user-programmable I/O pin.*
During configuration, DOUT is the serial data output that can drive the DIN of daisy-
chained slave LCA devices. Data out on DOUT changes on the falling edge of CCLK.
After configuration, DOUT is a user-programmable I/O pin.*
D[7:0]
I
I/O
I
DIN
I/O
O
DOUT
I/O
* The ORCASeries 3 FPGA data sheet contains more information on how to control these signals during start-up. The timing of DONE release
is controlled by one set of bit stream options, and the timing of the simultaneous release of all other configuration pins (and the activation of all
user I/Os) is controlled by a second set of options.
Pin Information
(continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR62 | OR62 is a 6-input OR gate with 2x drive strength |
| OR73 | 7-input OR gate with 3x drive strength. |
| OR8GU41 | DIFFUSED TYPE (HIGH SPEED RECTIFIER APPLICATIONS) |
| ORCAORT4622 | Field-Programmable System Chip (FPSC) Four-Channel x 622 Mbits/s Backplane Transceiver |
| ORCAORT82G5 | 1.0?.25/2.0?.5/3.125 Gbits/s Backplane Interface FPSC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR3TP12-6BA256 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BA256-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA256I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
| OR3TP126BA256I-DB | 功能描述:FPGA - 現(xiàn)場可編程門陣列 2016 LUT 187 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR3TP12-6BA352 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:User Programmable Special Function ASIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。