參數(shù)資料
型號(hào)： NAND02GW4B2AN1T
廠商： NUMONYX
元件分類(lèi)： PROM
英文描述： 128M X 16 FLASH 3V PROM, 35 ns, PDSO48
封裝： 12 X 20 MM, PLASTIC, TSOP-48
文件頁(yè)數(shù)： 15/57頁(yè)
文件大?。?/td> 887K
代理商： NAND02GW4B2AN1T
NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
22/57
Page Program
The Page Program operation is the standard oper-
ation to program data to the memory array. Gener-
ally, data is programmed sequentially, however
the device does support Random Input within a
page.
The memory array is programmed by page, how-
ever partial page programming is allowed where
any number of Bytes (1 to 2112) or Words (1 to
1056) can be programmed.
The maximum number of consecutive partial page
program operations allowed in the same page is
eight. After exceeding this a Block Erase com-
mand must be issued before any further program
operations can take place in that page.
Sequential Input. To input data sequentially the
addresses must be sequential and remain in one
block.
For Sequential Input each Page Program opera-
tion consists of five steps (see Figure 11.):
1.
one bus cycle is required to setup the Page
Program (Sequential Input) command (see
2.
four or five bus cycles are then required to
input the program address (refer to Table 6.
3.
the data is then loaded into the Data Registers
4.
one bus cycle is required to issue the Page
Program confirm command to start the P/E/R
Controller. The P/E/R will only start if the data
has been loaded in step 3.
5.
the P/E/R Controller then programs the data
into the array.
Random Data Input. During a Sequential Input
operation, the next sequential address to be pro-
grammed can be replaced by a random address,
by issuing a Random Data Input command. The
following two steps are required to issue the com-
mand:
1.
one bus cycle is required to setup the Random
Data Input command (see Table 10.)
2.
two bus cycles are then required to input the
new column address (refer to Table 6.)
Random Data Input can be repeated as often as
required in any given page.
Once the program operation has started the Sta-
tus Register can be read using the Read Status
Register command. During program operations
the Status Register will only flag errors for bits set
to '1' that have not been successfully programmed
to '0'.
During the program operation, only the Read Sta-
tus Register and Reset commands will be accept-
ed, all other commands will be ignored.
Once the program operation has completed the P/
E/R Controller bit SR6 is set to ‘1’ and the Ready/
Busy signal goes High.
The device remains in Read Status Register mode
until another valid command is written to the Com-
mand Interface.
Figure 11. Page Program Operation
I/O
RB
Address Inputs
SR0
ai08659
Data Input
10h
70h
80h
Page Program
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH2
(Program Busy time)
相關(guān)PDF資料
PDF描述
NAND04GR4B2CN1F 256M X 16 FLASH 1.8V PROM, 35 ns, PDSO48
NAND08GW3B2CZL1F 1G X 8 FLASH 3V PROM, 25000 ns, PBGA52
NAND128W3A2BV6E 16M X 8 FLASH 3V PROM, 12000 ns, PDSO48
NAND512R3A2CV6E 64M X 8 FLASH 1.8V PROM, 15000 ns, PDSO48
NAND128W4A2CZA6E 8M X 16 FLASH 3V PROM, 35 ns, PBGA55
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND04GR3B2DDI6 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film
NAND04GR3B2DN6E 功能描述:IC FLASH 4GBIT 48TSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:576 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類(lèi)型:閃存 - NAND 存儲(chǔ)容量:512M（64M x 8） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤(pán) 其它名稱(chēng):497-5040
NAND04GR3B2DZL6F 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel
NAND04GR3B2EN6E 制造商:Micron Technology Inc 功能描述:NAND - Trays
NAND04GR3B2EN6F 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*