
140
ATtiny40 [DATASHEET]
8263B–AVR–01/2013
18.5.1
SLD - Serial LoaD from data space using indirect addressing
The SLD instruction uses indirect addressing to load data from the data space to the TPI physical layer shift-regis-
ter for serial read-out. The data space location is pointed by the Pointer Register (PR), where the address must
have been stored before data is accessed. The Pointer Register can either be left unchanged by the operation, or
it can be post-incremented, as shown in
Table 18-2.
18.5.2
SST - Serial STore to data space using indirect addressing
The SST instruction uses indirect addressing to store into data space the byte that is shifted into the physical layer
shift register. The data space location is pointed by the Pointer Register (PR), where the address must have been
stored before the operation. The Pointer Register can be either left unchanged by the operation, or it can be post-
18.5.3
SSTPR - Serial STore to Pointer Register
The SSTPR instruction stores the data byte that is shifted into the physical layer shift register to the Pointer Regis-
ter (PR). The address bit of the instruction specifies which byte of the Pointer Register is accessed, as shown in
18.5.4
SIN - Serial IN from i/o space using direct addressing
The SIN instruction loads data byte from the I/O space to the shift register of the physical layer for serial read-out.
The instuction uses direct addressing, the address consisting of the 6 address bits of the instruction, as shown in
SLDCS
data, a
Serial LoaD from Control and Status space
using direct addressing
data
CSS[a]
SSTCS
a, data
Serial STore to Control and Status space
using direct addressing
CSS[a]
data
SKEY
Key, {8{data}}
Serial KEY
Key
{8{data}}
Table 18-1.
Instruction Set Summary (Continued)
Mnemonic
Operand
Description
Operation
Table 18-2.
The Serial Load from Data Space (SLD) Instruction
Operation
Opcode
Remarks
Register
data
DS[PR]
0010 0000
PR
PR
Unchanged
data
DS[PR]
0010 0100
PR
PR + 1
Post increment
Table 18-3.
The Serial Store to Data Space (SLD) Instruction
Operation
Opcode
Remarks
Register
DS[PR]
data
0110 0000
PR
PR
Unchanged
DS[PR]
data
0110 0100
PR
PR + 1
Post increment
Table 18-4.
The Serial Store to Pointer Register (SSTPR) Instruction
Operation
Opcode
Remarks
PR[a]
data
0110 100a
Bit ‘a(chǎn)’ addresses Pointer Register byte
Table 18-5.
The Serial IN from i/o space (SIN) Instruction
Operation
Opcode
Remarks
data
I/O[a]
0aa1 aaaa
Bits marked ‘a(chǎn)’ form the direct, 6-bit addres