MOTOROLA
Illustrations
xli
ILLUSTRATIONS
Figure
Number
Title
Page
Number
18-7
18-8
18-9
19-1
19-2
19-3
19-4
19-5
19-6
19-7
19-8
19-9
19-10
RISC Timer Table RAM Usage................................................................................18-14
RISC Timer Command Register (TM_CMD)..........................................................18-15
RISC Timer Event Register (RTER)/Mask Register (RTMR).................................18-16
MPC850 SDMA Data Paths.......................................................................................19-1
SDMA U-Bus Arbitration (Cycle Steal).....................................................................19-3
SDMA Configuration Register (SDCR).....................................................................19-4
SDMA Status Register (SDSR)..................................................................................19-4
DMA Channel Mode Register (DCMR).....................................................................19-7
IDMA Status Registers (IDSR1/IDSR2)....................................................................19-8
IDMAx Channels BD Table......................................................................................19-9
IDMA Buffer Descriptor Structure...........................................................................19-10
Function Code RegistersSFCR and DFCR...........................................................19-11
SDACK Timing Diagram: Single-Address Peripheral Write,
Externally-Generated TA..........................................................................................19-17
SDACK Timing Diagram: Single-Address Peripheral Write,
Internally-Generated TA ...........................................................................................19-17
SDACK Timing Diagram: Single-Address Peripheral Read,
Internally-Generated TA ...........................................................................................19-18
IDMA Channel Mode Register (DCMR) (Single-Buffer Mode) .............................19-19
IDMA1 Status Register (IDSR1) (Single-Buffer Mode)..........................................19-20
Single-Address IDMA1 Burst Timing (Single-Buffer Mode)..................................19-21
MPC850 SI Block Diagram........................................................................................20-2
Various Configurations of a TDM Channel................................................................20-5
Enabling Connections through the SI.........................................................................20-7
SI RAM Partitioning Using TDMa with Static Frames..............................................20-8
SI RAM Dynamic Changes with TDMa...................................................................20-10
SI RAM Partitioning Using TDMa with Dynamic Frames......................................20-11
SIRAM Entry............................................................................................................20-11
Example Using SI RAMn[SWTR]...........................................................................20-12
SI Global Mode Register (SIGMR)..........................................................................20-14
SI Mode Register (SIMODE)...................................................................................20-15
One Clock Delay from Sync to Data (xFSD = 01)...................................................20-17
No Delay from Sync to Data (xFSD = 00) ...............................................................20-17
Clock Edge (CE) Effect when DSC = 0 ...................................................................20-17
Clock Edge (CE) Effect when DSC = 1 ...................................................................20-18
Frame Transfers when xFSD = 0 and CE = 1...........................................................20-19
CE = 0 and FE Interaction with xFSD = 0................................................................20-20
SI Clock Route Register (SICR)...............................................................................20-21
SI Command Register (SICMR)...............................................................................20-22
SI Status Register (SISTR).......................................................................................20-22
SI RAM Pointer Register (SIRP)..............................................................................20-23
IDL Bus Application Example..................................................................................20-25
ISDN Terminal Adaptor Using IDL.........................................................................20-25
19-11
19-12
19-13
19-14
19-15
20-1
20-2
20-3
20-4
20-5
20-6
20-7
20-8
20-9
20-11
20-12
20-13
20-14
20-15
20-16
20-17
20-18
20-19
20-20
20-21
20-22
20-23