xxxviii
MPC850 Integrated Communications Microprocessor Users Manual
MOTOROLA
ILLUSTRATIONS
Figure
Number
13-26
13-27
13-28
13-29
13-30
14-1
14-2
14-3
14-4
14-5
14-6
14-7
14-8
Title
Page
Number
Termination Signals Protocol Timing Diagram........................................................13-34
Reservation on Multilevel Bus Hierarchy.................................................................13-35
Retry Transfer TimingDInternal Arbiter ...................................................................13-37
Retry Transfer TimingDExternal Arbiter..................................................................13-38
Retry on Burst Cycle.................................................................................................13-39
Clock Source and Distribution....................................................................................14-2
Clock Module Components........................................................................................14-3
.Crystal Circuit Examples...........................................................................................14-5
SPLL Block Diagram..................................................................................................14-5
Clock Dividers..........................................................................................................14-10
Low-power dividers for GCLKx ..............................................................................14-11
Divided System Clocks (GCLKx) Timing Diagram ................................................14-11
Memory Controller and External Bus Clocks Timing Diagram for EBDF=0 and
EBDF=1....................................................................................................................14-12
Memory Controller and External Bus Clocks Timing Diagram for (CSRC=0 and
DFNH=1) or (CSRC=1 and DFNL=0).....................................................................14-13
BRGCLK Divider.....................................................................................................14-14
SYNCCLK Divider...................................................................................................14-15
MPC850 Power Rails................................................................................................14-17
MPC850 Low-Power Mode Flowchart.....................................................................14-20
Software-initiated Power-down Configuration.........................................................14-25
System Clock and Reset Control Register (SCCR)..................................................14-27
PLL, Low-Power, and Reset Control Register (PLPRCR).......................................14-30
Memory Controller Block Diagram............................................................................15-3
Memory Controller Machine Selection ......................................................................15-4
Simple System Configuration.....................................................................................15-5
Basic Memory Controller Operation ..........................................................................15-6
Base Registers (BR
x
)..................................................................................................15-9
BR0 Reset Defaults.....................................................................................................15-9
Option Registers (OR
x
)............................................................................................15-11
OR0 Reset Defaults...................................................................................................15-11
Memory Status Register (MSTAT) ..........................................................................15-13
Machine A Mode Register/Machine B Mode Registers (MxMR)............................15-14
Memory Command Register (MCR)........................................................................15-15
Memory Data Register (MDR).................................................................................15-16
Memory Address Register (MAR)............................................................................15-17
Memory Periodic Timer Prescaler Register (MPTPR).............................................15-17
GPCM-to-SRAM Configuration...............................................................................15
-18
GPCM Peripheral Device Interface..........................................................................15-20
GPCM Peripheral Device Basic Timing (ACS = 1x and TRLX = 0).......................15-20
GPCM Memory Device Interface.............................................................................15-21
GPCM Memory Device Basic Timing (ACS = 00, CSNT = 1, TRLX = 0).............15-21
GPCM Memory Device Basic Timing (ACS
1
00, CSNT = 1, TRLX = 0).............15-22
14-9
14-10
14-11
14-12
14-13
14-14
14-15
14-16
15-1
15-2
15-3
15-4
15-5
15-6
15-7
15-8
15-9
15-10
15-11
15-12
15-13
15-14
15-15
15-16
15-17
15-18
15-19
15-20