參數(shù)資料
型號(hào): MCIMX507CVM8B
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PBGA400
封裝: 17 X 17 MM, 0.5 MM PITCH, ROHS COMPLIANT, PLASTIC, MABGA-400
文件頁數(shù): 100/120頁
文件大?。?/td> 1980K
代理商: MCIMX507CVM8B
i.MX50 Applications Processors for Consumer Products, Rev. 0
80
Freescale Semiconductor
Electrical Characteristics
4.9.6
One-Wire (OWIRE) Timing Parameters
Figure 42 depicts the RPP timing, and Table 57 lists the RPP timing parameters.
Figure 42. Reset and Presence Pulses (RPP) Timing Diagram
IC4
Data hold time
01
3.452
0.92
s
IC5
HIGH Period of I2CLK Clock
4.0
0.6
s
IC6
LOW Period of the I2CLK Clock
4.7
1.3
s
IC7
Set-up time for a repeated START condition
4.7
0.6
s
IC8
Data set-up time
250
1003
—ns
IC9
Bus free time between a STOP and START condition
4.7
1.3
s
IC10
Rise time of both I2DAT and I2CLK signals
1000
20 + 0.1Cb
4
300
ns
IC11
Fall time of both I2DAT and I2CLK signals
300
20 + 0.1Cb
300
ns
IC12
Capacitive load for each bus line (Cb)
400
400
pF
1 A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the
falling edge of I2CLK.
2 The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC5) of the I2CLK signal.
3 A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement of Set-up time (ID No IC7)
of 250 ns must be met. This automatically is the case if the device does not stretch the LOW period of the I2CLK signal.
If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line
max_rise_time (IC9) + data_setup_time (IC7) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification)
before the I2CLK line is released.
4 C
b = total capacitance of one bus line in pF.
Table 56. I2C Module Timing Parameters (continued)
ID
Parameter
Standard Mode
Supply Voltage =
1.65 V–1.95 V, 2.7 V–3.3 V
Fast Mode
Supply Voltage =
2.7 V–3.3 V
Unit
Min
Max
Min
Max
One-Wire bus
One Wire Device Tx
“Presence Pulse”
(BATT_LINE)
One-WIRE Tx
“Reset Pulse”
OW1
OW2
OW3
OW4
tR
相關(guān)PDF資料
PDF描述
MCIMX512DJM8C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX513DJM8C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX515CJM6C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX512CJM6C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
MCIMX515DJM8C SPECIALTY MICROPROCESSOR CIRCUIT, PBGA529
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX508CVK8A 制造商:Freescale Semiconductor 功能描述:CODEX 13MM W/2025D - Bulk
MCIMX508CVK8B 功能描述:處理器 - 專門應(yīng)用 Codex 1.1 13mm RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX508CVK8BR2 功能描述:處理器 - 專門應(yīng)用 Codex 1.1 13mm RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX508CVM8B 功能描述:處理器 - 專門應(yīng)用 Codex Rev 1.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX508CVM8BR2 功能描述:處理器 - 專門應(yīng)用 Codex Rev 1.1 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432