參數(shù)資料
型號： MC92603VF
廠商： Freescale Semiconductor
文件頁數(shù)： 95/126頁
文件大?。?/td> 0K
描述： IC TXRX ETH QUAD GIG 256-MAPBGA
標(biāo)準(zhǔn)包裝： 1
類型： 收發(fā)器
驅(qū)動(dòng)器/接收器數(shù)： 4/4
規(guī)程： 千兆位以太網(wǎng)
電源電壓： 4.5 V ~ 5.5 V
安裝類型： 表面貼裝
封裝/外殼： 256-LBGA
供應(yīng)商設(shè)備封裝： 256-MAPBGA
包裝： 托盤
System Design Considerations
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
5-2
Freescale Semiconductor
The internal reference clock may be driven by either a 3.3-V (LVTTL) input (TTL_REF_CLK) or by a
pair of LVPECL differential inputs (REF_CLK_P and REF_CLK_N). If the USE_DIFF_CLOCK input is
high, the LVPECL differential inputs, REF_CLK_P and REF_CLK_N, are used as the clock source. If
USE_DIFF_CLOCK is low, the TTL_REF_CLK input is used as the clock source.
The differential reference clock inputs, REF_CLK_P/N, may also be driven by a single-ended source. The
REF_CLK_N input must be set at VREF = 1.25 V for a single-ended operation of REF_CLK_P and must
be connected to its own reference voltage circuit.
When using the differential LVPECL inputs, the unused input, TTL_REF_CLK, shall be terminated low.
When using the single-ended TTL input, the differential LVPECL reference clock inputs shall be
terminated low.
5.2
Startup
The MC92603 begins a startup sequence on application of the reference clock input to the device. This is
considered a cold startup. The cold startup sequence is as follows:
1. PLL startup
2. Receiver initialization and byte alignment
3. Word alignment (if enabled)
4. Run
The expected duration of each step in the startup sequence is shown in Table 5-2. A cold startup can be
initiated at any time by negating RESET low. It is recommended that RESET be low at initial startup, but,
it is not strictly required.
5.3
Standby Mode
Standby mode puts the MC92603 into a low power, inactive state. When STNDBY is asserted high, the
device will force all transmitter link outputs to their disabled state as defined in Section 2.3.1, “Transmit
Driver Operation,” and disables all internal clocking. An important feature of standby mode is that the
internal PLL is not disabled. It remains operating and locked to the reference clock. This greatly reduces
the time needed to recover from standby mode to run mode, as only the receiver initialization and word
alignment startup steps are required.
Table 5-2. Startup Sequence Step Duration
Startup Step
Typical Duration
(in Bit Times)
Notes
PLL startup
20480 + 25
s
Receiver initialization
300
WSYNC1 and WSYNC0 = low
Word alignment
160
WSYNC1 or WSYNC0 = high
相關(guān)PDF資料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92610 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*