- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MC92603VF (Freescale Semiconductor)IC TXRX ETH QUAD GIG 256-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MC92603VF |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 62/126頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX ETH QUAD GIG 256-MAPBGA |
| 標準包裝： | 1 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA |
| 供應(yīng)商設(shè)備封裝： | 256-MAPBGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Receiver
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
3-6
Freescale Semiconductor
3.3.2
Transition Tracking Loop and Data Recovery
The received differential data from the input amplifier is sent to the transition tracking loop for data
recovery. The MC92603 uses an oversampled transition tracking loop method for data recovery.
The differentially received data is sampled and processed digitally to provide for low-bit error rate (better
than 10–12).
The transition tracking loop is tolerant of frequency offset between the transmitter and receiver. The
MC92603 reliably operates with +250 ppm of frequency offset. The transition tracking loop method is
different than the typical PLL clock recovery method. Its receiver compensates for overrun and underrun
due to frequency offset. The receiver does this by modulating the duty-cycle and period of the received
byte clock so that it matches the frequency of the received data (see Section 3.6.1, “Recovered Clock
Recovered data is accumulated into 10-bit characters. If a byte alignment mode is enabled by asserting
BSYNC high, the characters are aligned to their original 10-bit boundaries.
3.3.3
8B/10B Decoder
The 8B/10B decoder takes the 10-bit character from the transition tracking loop and decodes it according
to the 8B/10B coding standard [1,2]. The decoder does two types of error checking. First, it checks that all
characters are legal members of the 8B/10B coding space. The decoder also checks for running disparity
errors. A disparity error is generated if the running disparity exceeds the limits set in the 8B/10B coding
standard.
An illegal character or disparity error asserts the RECV_x_ERR signal high, coincident with the received
data for a 1-byte output period. The ‘code error’ or ‘disparity error’ is being reported as described in
Table 3-10 and Table 3-15. It is difficult to determine the exact byte that causes a disparity error, so the
error should not be associated with a particular received byte. Rather, it is a general indicator of the
improper operation of the link. Use of the disparity error is provided so the system can monitor link
reliability.
The 8B/10B decoder is bypassed when operating in 10-bit interface mode (TBIE asserted high).
3.3.4
Half-Speed Mode
Half-speed mode, enabled when HSE is asserted high, operates the receiver in its lower speed range. In
half-speed mode, the link speed is 500 Mbps (625 Mbaud). The receiver interface operates at half-speed
as well, in pace with the received data.
3.3.5
Repeater Mode
Although repeater mode is primarily used for factory engineering, it may be used by the application, as
described in Section 5.5, “Repeater Mode.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC92604VM | IC ETH TXRX DUAL GIG 196-MAPBGA |
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。