參數(shù)資料
型號: MC92603VF
廠商: Freescale Semiconductor
文件頁數(shù): 70/126頁
文件大?。?/td> 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
標(biāo)準(zhǔn)包裝: 1
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 4/4
規(guī)程: 千兆位以太網(wǎng)
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
封裝/外殼: 256-LBGA
供應(yīng)商設(shè)備封裝: 256-MAPBGA
包裝: 托盤
Receiver
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
3-14
Freescale Semiconductor
3.7.1.1
GMII Operation
Ethernet GMII mode is enabled by negating the TBIE input as low and asserting the COMPAT input high.
When in this mode, the receiver should be connected to a standard Gigabit Ethernet MAC, as shown in
Initially, the receiver must attain byte alignment through the detection of four COMMA code groups with
the same alignment as explained in Section 3.5.1, “Non-Aligned Mode (BSYNC = Low).Next, the
receiver must attain stream alignment as described and shown in Figure 36-9 of the IEEE Std. 802.3-2002
specification [4].
The RECV_x_ERR output remains high until both alignments are attained.
The receiver then searches for a Start_of_Packet code group (/S/). On detection of a Start_of_Packet, the
receiver replaces that code group with a preamble code group (0x55) and present this data on the receiver
data output REC_x_7 through RECV_x_0 as the RECV_x_DV output is raised. This is per Figures 36-7a
and 36-7b of IEEE Std. 802.3-2002 specification [4].
Data continues to be presented on the data outputs, and the RECV_x_DV output remains high until an
End_of_Packet code group (/T/) is received. At this point the RECV_x_DV output is negated low and
remains low until the next Start_of_Packet is received.
Table 3-9. GMII Connection to Standard Ethernet MAC
IEEE Std. 802.3-2002
Signal Name
Function
Direction
(Relative to
MC92603)
Port Name
GTX_CLK
Transmit clock
Input
XMIT_x_CLK
TX_EN
Transmit enable
Input
XMIT_x_ENABLE
TX_ER
Force error on transmitted byte
Input
XMIT_x_ERR
TXD<7:0>
Transmit data
Input
XMIT_x_7:0]
RX_CLK
Receive clock
Output
RECV_x_RCLK
RXD<7:0>
Receive data
Output
RECV_x_[7:0]
RX_ER
Receiver has detected an error
Output
RECV_x_ERR
RX_DV
Receiver has detected data
Output
RECV_x_DV
MDC
Management data clock
Input
MD_CLK
MDIO
Management data input/output
Bidirectional
MD_DATA
The following MAC half-duplex input must be externally pulled up/down as indicated
COL
Receiver has sensed a collision
Pull down
CRS
Receiver has sensed a carrier
The following MC92603 inputs must be externally pulled up/down as indicated
Pull up
Management interface enable
Input
MDIO_EN
Variable (PUP/PUD)
MDIO PHY address
Input
MD_ADR[4:2]
Pull down
Disable unused transmitter input
Input
XMIT_x_K
Pull down
Configuration input—put in 8-bit mode
Input
TBIE
Pull up
Configuration input—put in byte synchronized
mode
Input
BSYNC
Pull down
Configuration inputs—disable word alignment
Input
WSYNC1 and WSYNC0
相關(guān)PDF資料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92610 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES