- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MC92603VF (Freescale Semiconductor)IC TXRX ETH QUAD GIG 256-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MC92603VF |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 47/126頁 |
| 文件大小： | 0K |
| 描述： | IC TXRX ETH QUAD GIG 256-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA |
| 供應(yīng)商設(shè)備封裝： | 256-MAPBGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Transmitter
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
2-5
disparity is maintained, and the appropriate transmission characters are produced, maintaining DC balance
and sufficient transition density to allow reliable data recovery at the receiver. The 8B/10B encoder is
bypassed if TBIE is asserted high.
The transmitter data interface operates at high frequency (nominally 125 MHz). In order to ease
development of devices that interface with the Gigabit Ethernet transceiver, all transmitter data input
interfaces are source-synchronous. The data for each channel has its own dedicated clock input. This
allows the clock at the source of the data to be routed with the data ensuring matched delay and timing.
However, if per-channel clock sources are not available or deemed unnecessary, all channels may be
clocked by a common clock source. This is enabled by asserting XMIT_REF_A high. When
XMIT_REF_A is high, the XMIT_A_CLK becomes the interface clock for all active channels.
The configuration settings of the MC92603 affect the legal range of clock frequencies at which it may be
operated. Table 5-1 shows legal transmit interface clock frequencies for all modes of operation. All
transmit interface clock inputs, XMIT_x_CLK, and the PLL reference clock inputs, REF_CLK, must have
identical frequencies. The transmit data interface tolerates
±180° of transmit interface clock phase drift
relative to the PLL reference clock input.
2.3.1
Transmit Driver Operation
The transmit driver outputs the transmission characters serially across the link. Two bits per internal
transceiver clock, rx_clock, one each on the rising and falling clock edges, are transmitted differentially
from the XLINK_x_P/XLINK_x_N outputs. The internal rx_clock runs at 625 MHz for 1-Gbps
(1.25-Gbaud) operation and 312.5 MHz for 500-Mbps (625-Mbaud) operation.
The transmitter driver (high-speed serial link outputs) is a controlled impedance driver. The impedance of
the driver is programmable to 50 or 75
through the MEDIA configuration signal. The drive impedance
is 50
when MEDIA is low and 75 when high.
2.3.2
Repeater Mode Operation
Although repeater mode is primarily used for factory engineering, it may be used by the application as
described in Section 5.5, “Repeater Mode.” The repeater enable signal, REPE, should be configured low
during a normal transceiver operation.
2.4
Backplane Application Modes (COMPAT = Low)
When the configuration control signal, COMPAT, is low, the MC92603 is in the ‘backplane application
mode.’ In this application mode, the MC92603 transmitters accept either uncoded data, where the input
data is encoded internally by an 8B/10B encoder, or coded data, where the input data is pre-encoded and
the internal encoder is bypassed.
The interface for the backplane application mode is either 8 or 10 bits wide, or optionally 4 or 5 bits, as
shown in Table 2-2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC92604VM | IC ETH TXRX DUAL GIG 196-MAPBGA |
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。