參數資料
型號： MC92600
廠商： Motorola, Inc.
英文描述： High-speed, Full-duplex, Serial Data Interface(高速全雙工串行數據接口)
中文描述： 高速，全雙工，串行數據接口（高速全雙工串行數據接口）
文件頁數： 44/82頁
文件大?。?/td> 1056K
代理商： MC92600
5-2
MC92600 WarpLink Quad Users Manual
BIST Sequence System Test Mode
5.2 BIST Sequence System Test Mode
The WarpLink Quads transmitter has an integrated, 23rd order, pseudo-noise (PN) pattern
generator. Stimulus from this generator may be used for internal built-in self testing (BIST).
The receiver has a 23rd order signature analyzer that is synchronized to the incoming PN
stream and may be used to count character mismatch errors relative to the internal PN
reference pattern.
To properly use the BIST sequence system test mode, the system must provide the proper
stimulus in a special sequence. The sequence of steps to run a BIST test is as follows:
1. Select the reference clock frequency at which you wish to run the BIST test. See
Table 3-5 , "Legal Reference Clock Frequency Rangesó for pin settings for HSE and
DDRE modes.
2. Enter test mode by setting the test mode inputs as described in Table 5-1.
3. Transmit two 4/1 word synchronization event sequences.
4. Transmit to the receiver an 8B10B encoded PN sequence as described above.
The transmitter will automatically go through steps 3 and 4 upon entering this test mode.
Upon completion of testing, the transceiver will need to be re-synchronized before normal
operation can resume.
This implementation of the 23-bit PN generator and analyzer uses the polynomial:
f = 1 + x
5
+ x
23
The total mismatch error count is reset to zero when BIST mode is entered. The count is
updated continuously while in BIST mode. The value of the count is presented on the
receiver interface signals: RECV_n_7 through RECV_n_0, making up the eight-bit error
count, ordered bits 7 through 0, respectively. The value of the count is sticky in that the
count will not wrap to zero upon overow, but rather stays at the maximum count value
(11111111).
The RECV_n_ERR, RECV_n_K and RECV_n_IDLE have special meaning during this
test mode. They report the status of the receiver and PN analysis logic. Table 5-2 , "BIST
Error Codesó describes the BIST error codes and their meaning..
相關PDF資料
PDF描述
MC9S12DB128B MC9S12DT128B
MC9S12DB128BCFU MC9S12DT128B
MC9S12DB128BCPV MC9S12DT128B
MC9S12DB128BMFU MC9S12DT128B
MC9S12DB128BMPV MC9S12DT128B
相關代理商/技術參數
參數描述
MC92600JUB 功能描述:IC SERDES QUAD 1.25GBAUD 217PBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 功能:解串器 數據速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數:- 輸出數:24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應商設備封裝:64-TQFP-EP（10x10） 包裝:管件
MC92600VMB 制造商:Freescale Semiconductor 功能描述:
MC92603VF 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-PDIP 包裝:管件
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數:2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*