參數(shù)資料
型號(hào): MC92600
廠商: Motorola, Inc.
英文描述: High-speed, Full-duplex, Serial Data Interface(高速全雙工串行數(shù)據(jù)接口)
中文描述: 高速,全雙工,串行數(shù)據(jù)接口(高速全雙工串行數(shù)據(jù)接口)
文件頁數(shù): 18/82頁
文件大?。?/td> 1056K
代理商: MC92600
2-4
MC92600 WarpLink Quad Users Manual
Transmission Modes
2.3 Transmission Modes
WarpLink accepts two transmission modes: double data rate mode and repeater mode.
2.3.1 Double Data Rate Mode
Double data rate (DDR) mode enables sampling and storage of the data inputs to the
transmitter on the rising and falling edges of REF_CLK. Data is placed in the transmit data
input register. DDR mode is used to lower reference clock frequency while maintaining
throughput, reducing board design complications. Table 3-5, "Legal Reference Clock
Frequency Rangesó shows legal reference clock frequencies for all modes of operation.
DDR mode is enabled by asserting DDRE.
2.3.2 Repeater Mode
Repeater mode conTgures the WarpLink Quad into a 4-link receive-transmit repeater so
that data can enter serially and exit serially. In this mode, the data to transmit is obtained
from its receiver (transmitter A gets receiver As data, transmitter B gets receiver Bs data,
and so on). The transmit input signals, XMIT_n_7 through XMIT_n_0, XMIT_n_K, and
XMIT_n_IDLE_B are ignored. Repeater mode is enabled by setting REPE high.
In repeater mode transmit data is sampled and stored in the transmit data input register on
the rising edge of the reference clock (REF_CLK). See Section 3.5.4.5, òRepeater Modeó
for more information on repeater mode.
REF_CLK
Reference clock
System reference clock to which the
transmit interfaces are timed.
Frequency requirement is dependent
on HSE and DDRE settings. See
Section 3.6, òReference Clock
Frequenciesó and Table 3-5 for
conTguration options.
Input
MEDIA
Media impedance
select
Indicates the impedance of the
transmission media. Low indicates
50
W
and high indicates 75
W
.
Input
XLINK_n_N/
XLINK_n_P
Link serial transmit data
Differential serial transmit data output
pads.
Output
Internal Signals
rx_clock
High speed transceiver
clock
Internal, differential high-speed clock
used to transmit and receive link data.
Input
repeat_data
Received repeat data
Repeater mode, received data to
retransmit.
Input
loop_back_data
Loop back data
Differential loop back transmit data.
Output
Table 2-1. WarpLink Quad Transmitter Interface Signals (Continued)
Signal Name
Description
Function
Direction
Active
State
相關(guān)PDF資料
PDF描述
MC9S12DB128B MC9S12DT128B
MC9S12DB128BCFU MC9S12DT128B
MC9S12DB128BCPV MC9S12DT128B
MC9S12DB128BMFU MC9S12DT128B
MC9S12DB128BMPV MC9S12DT128B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92600JUB 功能描述:IC SERDES QUAD 1.25GBAUD 217PBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:管件
MC92600VMB 制造商:Freescale Semiconductor 功能描述:
MC92603VF 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)