參數(shù)資料
型號(hào): MC92600
廠商: Motorola, Inc.
英文描述: High-speed, Full-duplex, Serial Data Interface(高速全雙工串行數(shù)據(jù)接口)
中文描述: 高速,全雙工,串行數(shù)據(jù)接口(高速全雙工串行數(shù)據(jù)接口)
文件頁(yè)數(shù): 29/82頁(yè)
文件大?。?/td> 1056K
代理商: MC92600
Chapter 3. WarpLink Receiver
3-7
Alignment Modes
type of byte alignment method.
There are two types of word synchronization events: the 4/1 idle sequence and the
disparity-based idle sequence.
The 4/1 idle sequence is deTned as four consecutive idle characters followed by a
non-idle character.
The disparity-based idle sequence is 16 consecutive idle characters with improper
disparity on the second and fourth idle character in the sequence. The
disparity-based idle sequence is described further in Section 2.4.1, òTransmitting
Uncoded Data.ó
Word synchronization events must be generated at all concerned transmitters
simultaneously in order for synchronization to be achieved. Word synchronization events
must be received at all concerned receivers within 40 bit-times of each other.
Word synchronization events are used to establish a relationship between the received bytes
in each of the receivers. The bytes of a word are matched and presented simultaneously at
the receiver interface. Once synchronization is achieved, the receiver tolerates +/- 6
bit-times of drift between receivers. If drift exceeds +/- 6 bit-times, the receiver will
continue to operate. However, the received bytes will no longer be synchronized properly
because the receiver remains locked onto the initially established synchronization. Word
synchronization remains locked until one of three events occurs that indicate loss of
synchronization.
Word synchronization lock can be lost in three ways:
When one or more of the receivers lose or change byte alignment. Byte alignment
loss is described in Section 3.3.1.1, òByte-Aligned with Realignment.ó
When overrun/underrun is detected on one or more of the receivers but not on all
simultaneously, see Section 3.4.2, òReference Clock Modeó for more about
overrun/underrun.
When explicitly invalidated by asserting WSE_GEN high and XMIT_n_K low on
all four receivers.
When lock is lost, word synchronization must be re-established before data ow through
the receiver resumes.
The receiver interface is disabled during initial word alignment. No data is produced at its
Table 3-3. Word Synchronization Events
Word Synchronization Event
BSYNC_0
BSYNC_1
4 idle/1 non-idle
Low
dont care
Disparity-based idle sequence
High
Low
Non-aligned
High
High
相關(guān)PDF資料
PDF描述
MC9S12DB128B MC9S12DT128B
MC9S12DB128BCFU MC9S12DT128B
MC9S12DB128BCPV MC9S12DT128B
MC9S12DB128BMFU MC9S12DT128B
MC9S12DB128BMPV MC9S12DT128B
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92600JUB 功能描述:IC SERDES QUAD 1.25GBAUD 217PBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 串行器,解串行器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:管件
MC92600VMB 制造商:Freescale Semiconductor 功能描述:
MC92603VF 功能描述:IC TXRX ETH QUAD GIG 256-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)